32,768-word × 8-bit High Speed Psuedo Static RAM

Features


- Single 5 V (±10%)
- · Access time
 - $\overline{\text{CE}}$ access time: 100/120/150/200 ns
 - Address access time: 50/60/75/100 ns (in static column mode)
- · Cycle time
 - Random read/write cycle time: 160/190/235/310 ns
 - Static column mode cycle time: 55/65/80/105 ns
- Low power: 175 mW typ. active
- · All inputs and outputs TTL compatible
- Static column mode capability
- · Non-multiplexed address
- 256 refresh cycles (4 ms)
- · Refresh functions
 - Address refresh
 - Automatic refresh
 - Self refresh

Type No.	Access time	Package
HM65256BLSP-10	100 ns	300-mil 28-pin
HM65256BLSP-12	120 ns	[─] plastic DIP (DP-28N)
HM65256BLSP-15	150 ns	
HM65256BLSP-20	200 ns	
HM65256BFP-10T	100 ns	28-pin plastic
HM65256BFP-12T	120 ns	SOP (FP-28DA)
HM65256BFP-15T	150 ns	_ `
HM65256BFP-20T	200 ns	_
HM65256BLFP-10T	100 ns	_
HM65256BLFP-12T	120 ns	_
HM65256BLFP-15T	150 ns	_
HM65256BLFP-20T	200 ns	_


Ordering Information

Type No.	Access time	Package
HM65256BP-10	100 ns	600-mil 28-pin
HM65256BP-12	120 ns	─plastic DIP (DP-28)
HM65256BP-15	150 ns	 ,
HM65256BP-20	200 ns	
HM65256BLP-10	100 ns	<u> </u>
HM65256BLP-12	120 ns	_
HM65256BLP-15	150 ns	-
HM65256BLP-20	200 ns	_
HM65256BSP-10	100 ns	300-mil 28-pin
HM65256BSP-12	120 ns	Tplastic DIP (DP-28N)
HM65256BSP-15	150 ns	_ (=: -::,
HM65256BSP-20	200 ns	_

Pin Arrangement



Block Diagram



Truth Table

CE	ŌĒ	WE	I/O Pin	Mode	
L	L	Н	Low Z	Read	
L	×	L	High Z	Write	
L	Н	Н	High Z		
Н	L	×	High Z	Refresh	
Н	Н	×	High Z	Standby	

Parameter	Symbol	Rating	Unit	
Terminal voltage with respect to V _{SS}	V _T	-1.0 to +7.0	V	
Power dissipation	P _T	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Storage temperature under bias	Tbias	-10 to +85	°C	

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	٧	
	V _{SS}	0	0	0	٧	
Input voltage	V _{IH}	2.2		6.0	٧	
	V _{IL}	-0.5 °		0.8	٧	

Note: V_{IL} min = -3.0 V for pulse width \leq 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%)

		HM65256B			HM65256BL						
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions		
Operating power supply current	I _{CC1}		35	65	_	35	65	mA	I _{VO} = 0 mA tcyc = min		
Standby power	SB1		1	2		1	2	mA	$\overline{CE} = V_{IH}, \ \overline{OE} = V_{IH}, \ Vin \ge 0 \ v$		
supply current	I _{SB2}		_	-		0.05	0.1	mA			
Operating power supply current in self refresh mode	I _{CC2}	_	1	2		0.6	1	mA	$\overline{CE} = V_{IH}, \ \overline{OE} = V_{IL}, \ Vin \ge 0 \ V$		
	I _{CC3}	_				50	100	μА	$\frac{\overline{CE} \ge V_{CC} - 0.2 \text{ V,}}{\overline{OE} \le 0.2 \text{ V, Vin } \ge 0\text{V}}$		
Input leakage current	ł _{LI}	-10	_	10	-10		10	μА	V_{CC} = 5.5 V, Vin = V_{SS} to V_{CC}		
Output leakage current	t I _{LO}	-10	_	10	-10		10	μА	$\overline{OE} = V_{IH}, V_{I/O} = V_{SS}$ to V_{CC}		
Output voltage	V _{OL}		_	0.4		_	0.4	٧	l _{OL} = 2.1 mA		
	V _{OH}	2.4	_		2.4	_	_	٧	I _{OH} = -1 mA		

Capacitance

Parameter	Symbol	Тур	Max	Unit	Test conditions	_
Input capacitance	Cin	_	5	pF	Vin = 0 V	
Input/output capacitance	C _{I/O}		7	pF	V _{I/O} = 0 V	

Note: These parameters are sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%)

AC Test Conditions:

• Input pulse levels: 2.4 V, 0.4 V

• Input rise and fall times: 5 ns

• Timing measurement level: 2.2 V, 0.8 V

• Reference level: $V_{OH} = 2.0 \text{ V}$ $V_{OL} = 0.8 \text{ V}$

• Output load: 1 TTL and 100 pF

(including scope and jig)

		HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Random read or write cycle time	t _{RC}	160	_	190	_	235		310		ns	
Static column mode read or write cycle	t _{RSC}	55	_	65	_	80	_	105	_	ns	
Chip enable access time	t _{CEA}	_	100	_	120	_	150		200	ns	
Address access time	t _{AA}	_	50	_	60	_	75	_	100	ns	
Output enable access time	t _{OEA}	_	40	_	50	_	60	_	75	ns	
Chip disable to output in high Z	t _{CHZ}	_	25	_	25	-	30		35	ns	
Chip enable to output in low Z	t _{CLZ}	30	_	30	_	35	_	40	_	ns	
Output enable to output in low Z	toLZ	10	_	10	_	10	_	10	_	ns	
Output disable to output in high Z	toHZ		25		25	_	30		35	ns	
Chip enable pulse width	[†] CE	100 n	s 4 ms	120 n	s 4 ms	150 n	s 4 ms	200 n	s 4 ms		
Chip enable precharge time	tp	50	_	60	_	75	_	100		ns	
Address set-up time	t _{AS}	0	_	0	_	0	_	0	_	ns	
Row address hold time	t _{RAH}	20	_	20		25		30		ns	
Column address hold time	t _{CAH}	100	_	120	_	150	_	200		ns	
Read command set-up time	t _{RCS}	0	_	0	_	0		0	_	ns	
Read command hold time	t _{RCH}	0		0		0		0		ns	
Output enable hold time	tонс	0		0	_	0	_	0		ns	
Output enable to chip enable delay time	toco	0		0		0		0	_	ns	
Output hold time from column address	tон	5	_	5	_	5	_	10	_	ns	
Write command pulse width	t _{WP}	25		25		30	_	35	_	ns	
Chip enable to end of write	tcw	100	_	120	_	150	_	200	_	ns	



AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%) (cont)

	HM65256B-10		HM65256B-12		HM65256B-15		HM65256B-20			
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
t _{ASW}	0	_	0	_	0		0		ns	
t _{AHW}	0	_	0	_	0	_	0	_	ns	
t _{DW}	20		20	_	25	_	30	_	ns	
t _{DH}	0		0	_	0	_	0	-	ns	
tow	5	_	5	_	5	-	5		ns	
t _{WHZ}	_	25		25	_	30	_	35	ns	
t _T	3	50	3	50	3	50	3	50	ns	
t _{RFD}	50	_	60	_	75	_	100	_	ns	
t _{FP}	30		30	_	30	_	30	_	ns	
^t FAP	80	10000	08 (10000	80	10000	80	10000	ns	
t _{FC}	160	_	190		235	_	310	_	ns	
t _{FAS}	1000	0 —	1000	0 —	10000	o —	1000	0 —	ns	
t _{FRS}	160	_	190	_	235		310		ns	
t _{REF}		4	_	4	_	4		4	ns	
	tasw tahw tahw tow toh tow twhz tt T trep trap trac trac trac trac trac trac trac trac	Symbol Min t _{ASW} 0 t _{AHW} 0 t _{DW} 20 t _{DH} 0 t _{OW} 5 t _{WHZ} — t _T 3 t _{FP} 30 t _{FAP} 80 t _{FAS} 160 t _{FRS} 160	tasw 0 — tahw 0 — tbw 20 — tbh 0 tow 5 — twhz — 25 tT 3 50 table 50 — table 60 — table 60 60 table 60	Symbol Min Max Min tASW 0 — 0 tAHW 0 — 0 tDW 20 — 20 tDH 0 0 0 tOW 5 — 5 tWHZ — 25 — tT 3 50 3 tRFD 50 — 60 tFP 30 — 30 tFAP 80 10000 80 tFAS 10000 — 190 tFRS 160 — 190	Symbol Min Max Min Max tASW 0 — 0 — tAHW 0 — 0 — tDW 20 — 20 — tDH 0 — 0 — tOW 5 — 5 — tWHZ — 25 — 25 tT 3 50 3 50 tRFD 50 — 60 — tFAP 80 10000 80 10000 tFAS 10000 — 10000 — tFRS 160 — 190 —	Symbol Min Max Min Max Min t _{ASW} 0 — 0 — 0 t _{AHW} 0 — 0 — 0 t _{DW} 20 — 20 — 25 t _{DH} 0 — 0 — 0 t _{OW} 5 — 5 — 5 t _{WHZ} — 25 — 25 — t _T 3 50 3 50 3 t _{RFD} 50 — 60 — 75 t _{FP} 30 — 30 — 30 t _{FAP} 80 10000 80 10000 80 t _{FAS} 160 — 190 — 235 t _{FRS} 160 — 190 — 235	Symbol Min Max Min Max Min Max Min Max t _{AHW} 0 — 0 — 0 — t _{DW} 20 — 20 — 25 — t _{DH} 0 — 0 — 0 — t _{OW} 5 — 5 — 5 — t _{WHZ} — 25 — 25 — 30 t _T 3 50 3 50 3 50 t _{FP} 30 — 60 — 75 — t _{FAP} 80 10000 80 10000 80 10000 t _{FAS} 10000 — 10000 — 235 — t _{FAS} 160 — 190 — 235 —	Symbol Min Max Min Max	Symbol Min Max Min Max Min Max Min Max Min Max t _{AHW} 0 — 0 — 0 — 0 — t _{DW} 20 — 20 — 25 — 30 — t _{DH} 0 0 — 0 — 0 — 0 — t _{OW} 5 — 100 — <t< td=""></t<>	


UNICESCO 45 UNICESCO 45 UNICESCO 45 UNICESCO 50

- Notes: 1. t_{CHZ}, t_{OHZ}, and t_{WHZ} are defined as the time at which the output achieves the open circuit conditions.
 - 2. t_{CLZ} , t_{OLZ} and t_{OW} are sampled under the condition of $t_T = 5$ ns, and not 100% tested.
 - 3. A write occurs during the overlap of a low CE and low WE.
 - 4. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 5. If input signals of opposite phase to the outputs are applied in a write cycle, OE or WE must disable output buffers prior to applying data to the device and data inputs must be floating prior to OE or WE turning on output buffers.
 - 6. VIH (min.) and VIL (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II} .
 - 7. An initial pause of 100 µs is required after power-up followed by a minimum of 8 initialization cycles.
 - 8. At the end of self refresh, refresh reset time (t_{FRS}) is required to reset the internal self refresh operation of the RAM. During tFRS, CE and OE must be kept high. If auto refresh follows self refresh, low transition of OE at the beginning of auto refresh must not occur during t_{FRS} period.


6-8

Timing Waveforms


Read Cycle (1) (CE controlled)




Read Cycle (2) (OE controlled)




Write Cycle (1) (OE Clock)




Write Cycle (2) (OE fixed low)




Static Column Mode Read Cycle




Static Column Mode Write Cycle



Automatic Refresh Cycle



Self Refresh Cycle



4496203 0025088 4T8 **HITACHI**

6-14