# High－Speed，Low－Power，3V／5 V，Rail－to－Rail， Single－Supply Comparators 

## General Description

The MAX941／MAX942／MAX944 are single／dual／quad high－speed comparators optimized for systems pow－ ered from a 3 V or 5 V supply．These devices combine high speed，low power，and Rail－to－Rail ${ }^{\circledR}$ inputs． Propagation delay is 80 ns ，while supply current is only $350 \mu \mathrm{~A}$ per comparator．
The input common－mode range of the MAX941／ MAX942／MAX944 extends beyond both power－supply rails．The outputs pull to within 0.4 V of either supply rail without external pullup circuitry，making these devices ideal for interface with both CMOS and TTL logic．All input and output pins can tolerate a continuous short－ circuit fault condition to either rail．
Internal hysteresis ensures clean output switching， even with slow－moving input signals．The MAX941 fea－ tures latch enable and device shutdown．
The single MAX941 and dual MAX942 are offered in a tiny $\mu$ MAX package．Both the single and dual MAX942 are available in 8－pin DIP and SO packages．The quad MAX944 comes in 14－pin DIP and narrow SO pack－ ages．

Applications
3V／5V Systems
Battery－Powered Systems
Threshold Detectors／Discriminators
Line Receivers
Zero－Crossing Detectors
Sampling Circuits

Features
－Available in $\mu$ MAX Package
－Optimized for 3V and 5V Applications （operation down to 2．7V）
－Fast，80ns Propagation Delay（5mV overdrive）
－Rail－to－Rail Input Voltage Range
－Low Power：
1mW Power Dissipation per Comparator（3V） 350رA Supply Current
－Low，1mV Offset Voltage
－Internal Hysteresis for Clean Switching
－Outputs Swing 200mV of Power Rails
－CMOS／TTL－Compatible Outputs
－Output Latch（MAX941 only）
－Shutdown Function（MAX941 only）
Ordering Information

| PART | TEMP RANGE | PIN－PACKAGE |
| :--- | :--- | :--- |
| MAX941CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX941CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX941EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX941ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX941EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |

Ordering Information continued at end of data sheet．


Rail－to－Rail is a registered trademark of Nippon Motorola Ltd．

## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

## ABSOLUTE MAXIMUM RATINGS




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=2.7 \mathrm{~V}\right.$ to $6.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) ( Note 14)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Supply Voltage | V+ |  |  |  | 2.7 |  | 6.0 | V |
| Input Voltage Range | VCMR | (Note 1) |  |  | -0.2 |  | V+ + 0.2 | V |
| Input-Referred Trip Points | $V_{\text {TRIP }}$ | $\begin{aligned} & V_{C M}=0 \text { or } \\ & V_{C M}=V_{+} \\ & \text {(Note 2) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { MAX94_C__, MAX94_EP_, } \\ & \text { MAX94_ES_- } \end{aligned}$ |  | 1 | 3 | mV |
|  |  |  |  | MAX941EUA/MAX942EUA |  | 1 | 4 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$to TMAX | $\begin{aligned} & \text { MAX94_C_-_ MAX94_EP_, } \\ & \text { MAX94_ES_- } \end{aligned}$ |  |  | 4 | mV |
|  |  |  |  | MAX941EUA/MAX942EUA |  |  | 6 |  |
| Input Offset Voltage | Vos | $\begin{aligned} & V_{C M}=0 \text { or } \\ & V_{C M}=V_{+} \\ & \text {(Note 3) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { MAX94_C__, MAX94_EP_, } \\ & \text { MAX94_ES_- } \end{aligned}$ |  | 1 | 2 | mV |
|  |  |  |  | MAX941EUA/MAX942EUA |  | 1 | 3 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ <br> to TMAX | $\begin{aligned} & \text { MAX94_C_-- MAX94_EP_, } \\ & \text { MAX94_ES_- } \end{aligned}$ |  |  | 3 | mV |
|  |  |  |  | MAX941EUA/MAX942EUA |  |  | 5.5 |  |
| Input Bias Current | IB | $\begin{aligned} & \text { VIN }=\text { VOS, } \mathrm{VCM}=0 \text { or } \\ & \text { VCM }=\mathrm{V}+(\text { Note } 4) \end{aligned}$ |  | MAX94_C |  | 150 | 300 | nA |
|  |  |  |  | MAX94_E |  | 150 | 400 |  |
| Input Offset Current | Ios | VIN $=$ VOS, | cm $=0$ or V+ |  |  | 10 | 100 | nA |
| Common-Mode Rejection Ratio | CMRR | (Note 5) |  | $\begin{aligned} & \text { MAX94_C__, MAX94_EP_, } \\ & \text { MAX94_ES_- } \end{aligned}$ |  | 80 | 300 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  |  | MAX941EUA/MAX942EUA |  | 80 | 800 |  |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}+\leq 6.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CM}}=0 \end{aligned}$ |  | $\begin{aligned} & \text { MAX94_C_-_ MAX94_EP_, } \\ & \text { MAX94_ES_- } \end{aligned}$ |  | 80 | 300 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  |  | MAX941EUA/MAX942EUA |  | 80 | 350 |  |
| Output High Voltage | VOH | ISOURCE $=400 \mu \mathrm{~A}$ |  |  | $\mathrm{V}+-0.4$ | $\mathrm{V}+-0.2$ |  | V |
|  |  | ISOURCE $=4 \mathrm{~mA}$ |  |  | $\mathrm{V}+-0.4$ | $\mathrm{V}+-0.3$ |  |  |
| Output Low Voltage | VOL | ISINK $=400 \mu \mathrm{~A}$ |  |  |  | 0.2 | 0.4 | V |
|  |  | ISINK $=4 \mathrm{~mA}$ |  |  |  | 0.3 | 0.4 |  |
| Output Leakage Current | ILEAK | (Note 6) |  |  |  |  | 1 | $\mu \mathrm{A}$ |

# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=2.7 \mathrm{~V}\right.$ to $6.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 14)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current per Comparator | IcC | $V+=3 V$ | MAX941 |  | 380 | 600 | $\mu \mathrm{A}$ |
|  |  |  | MAX942/MAX944 |  | 350 | 500 |  |
|  |  | $V+=5 \mathrm{~V}$ | MAX941 |  | 430 | 700 |  |
|  |  |  | MAX942/MAX944 |  | 400 | 600 |  |
|  |  | MAX941 only, shutdown mode (V+ = 3V) |  |  | 12 | 60 |  |
| Power Dissipation per Comparator | PD | (Note 7) | MAX941 |  | 1.0 | 4.2 | mW |
|  |  |  | MAX942/MAX944 |  | 1.0 | 3.6 |  |
| Propagation Delay | tPD+, tpD- | (Note 8) | MAX94_C |  | 80 | 150 | ns |
|  |  |  | MAX94_E |  | 80 | 200 |  |
| Differential Propagation Delay | dtPD | (Note 9) |  |  | 10 |  | ns |
| Propagation Delay Skew |  | (Note 10) |  |  | 10 |  | ns |
| Logic Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ | (Note 11) |  | $\frac{V_{+}}{2}+0.4$ | $\frac{V_{+}}{2}$ |  | V |
| Logic Input Voltage Low | VIL | (Note 11) |  |  | $\frac{\mathrm{V}_{+}}{2}$ | $\frac{V_{+}}{2}-0.4$ | V |
| Logic Input Current | IIL, $\mathrm{I}_{\mathrm{IH}}$ | VLOGIC $=0$ or V+(Note 11) |  |  | 2 | 10 | $\mu \mathrm{A}$ |
| Data-to-Latch Setup Time | ts | (Note 12) |  |  | 20 |  | ns |
| Latch-to-Data Hold Time | th | (Note 12) |  |  | 30 |  | ns |
| Latch Pulse Width | tLPW | MAX941 only |  |  | 50 |  | ns |
| Latch Propagation Delay | tLPD | MAX941 only |  |  | 70 |  | ns |
| Shutdown Time |  | (Note 13) |  |  | 3 |  | $\mu \mathrm{s}$ |
| Shutdown Disable Time |  | (Note 13) |  |  | 10 |  | $\mu \mathrm{s}$ |

Note 1: Inferred from the CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit ( 0.3 V beyond either supply rail) without damage or false output inversion.
Note 2: The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone (see Figure 1).
Note 3: $V O S$ is defined as the center of the input-referred hysteresis zone (see Figure 1).
Note 4: The polarity of $\mathrm{I}_{\mathrm{B}}$ reverses direction as $\mathrm{V}_{\mathrm{CM}}$ approaches either supply rail. See Typical Operating Characteristics for more detail.
Note 5: $\quad$ Specified over the full common-mode range (VCMR).
Note 6: Applies to the MAX941 only when in shutdown mode. Specification is for current flowing into or out of the output pin for Vout driven to any voltage from V+ to GND.
Note 7: Typical power dissipation specified with $\mathrm{V}_{+}=3 \mathrm{~V}$; maximum with $\mathrm{V}_{+}=6 \mathrm{~V}$.
Note 8: Parameter is guaranteed by design and specified with VOD $=5 \mathrm{mV}$ and CLOAD $=15 \mathrm{pF}$ in parallel with $400 \mu \mathrm{~A}$ of sink or source current. VOS is added to the overdrive voltage for low values of overdrive (see Figure 2).
Note 9: Specified between any two channels in the MAX942/MAX944.
Note 10: Specified as the difference between tpD+ and tpD- for any one comparator.
Note 11: Applies to the MAX941 only for both SHDN and LATCH pins.
Note 12: Applies to the MAX941 only. Comparator is active with $\overline{\text { LATCH }}$ pin driven high and is latched with $\overline{\text { LATCH pin driven low }}$ (see Figure 2).
Note 13: Applicable to the MAX941 only. Comparator is active with $\overline{\mathrm{SHDN}}$ pin driven high and is in shutdown with $\overline{\mathrm{SHDN}}$ pin driven low. Shutdown disable time is the delay when $\overline{\text { SHDN }}$ is driven high to the time the output is valid.
Note 14: The MAX941EUA and MAX942EUA are $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.

## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

Typical Operating Characteristics
$\left(\mathrm{V}+=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


PROPAGATION DELAY vs.
TEMPERATURE


OUTPUT LOW VOLTAGE
vs. SINK CURRENT


PROPAGATION DELAY vs. SOURCE IMPEDANCE


PROPAGATION DELAY vs.
SUPPLY VOLTAGE


MAX941 TOTAL SUPPLY CURRENT vs. SUPPLY VOLTAGE


PROPAGATION DELAY vs. CAPACITIVE LOAD


OUTPUT HIGH VOLTAGE vs. SOURCE CURRENT


MAX942 TOTAL SUPPLY CURRENT vs. SUPPLY VOLTAGE


## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

## Typical Operating Characteristics (continued)

( $\mathrm{V}+=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX941 | MAX942 | MAX944 |  |  |
| - | 1 | 1 | OUTA | Comparator A Output |
| - | 2 | 2 | INA- | Comparator A Inverting Input |
| - | 3 | 3 | INA+ | Comparator A Noninverting Input |
| 1 | 8 | 4 | V+ | Positive Supply (V+ to GND must be $\leq 6.5 \mathrm{~V}$ ) |
| - | 5 | 5 | INB+ | Comparator B Noninverting Input |
| - | 6 | 6 | INB- | Comparator B Inverting Input |
| - | 7 | 7 | OUTB | Comparator B Output |
| - | - | 8 | OUTC | Comparator C Output |
| - | - | 9 | INC- | Comparator C Inverting Input |
| - | - | 10 | INC+ | Comparator C Noninverting Input |
| 6 | 4 | 11 | GND | Ground |
| - | - | 12 | IND+ | Comparator D Noninverting Input |
| - | - | 13 | IND- | Comparator D Inverting Input |
| - | - | 14 | OUTD | Comparator D Output |
| 2 | - | - | $\mathrm{IN}+$ | Noninverting Input |
| 3 | - | - | IN- | Inverting Input |
| 4 | - | - | $\overline{\text { SHDN }}$ | Shutdown: MAX941 is active when SHDN is driven high; MAX941 is in shutdown when SHDN is driven low. |
| 5 | - | - | $\overline{\text { LATCH }}$ | The output is latched when $\overline{\text { LATCH }}$ is low. The latch is transparent when $\overline{\text { LATCH }}$ is high. |
| 7 | - | - | OUT | Comparator Output |
| 8 | - | - | N.C. | No Connection. Not internally connected. |

# High－Speed，Low－Power，3V／5V，Rail－to－Rail， Single－Supply Comparators 



Figure 1．Input and Output Waveform，Noninverting Input Varied

## Detailed Description

The MAX941／MAX942／MAX944 single－supply compara－ tors feature internal hysteresis，high speed，and low power．Their outputs are guaranteed to pull within 0.4 V of either supply rail without external pullup or pulldown circuitry．Rail－to－rail input voltage range and low－volt－ age single－supply operation make these devices ideal for portable equipment．The MAX941／MAX942／ MAX944 interface directly to CMOS and TTL logic．

Timing
Most high－speed comparators oscillate in the linear region because of noise or undesired parasitic feed－ back．This tends to occur when the voltage on one input is at or equal to the voltage on the other input．To counter the parasitic effects and noise，the MAX941／ MAX942／MAX944 have internal hysteresis．
The hysteresis in a comparator creates two trip points： one for the rising input voltage and one for the falling input voltage（Figure 1）．The difference between the trip points is the hysteresis．When the comparator＇s input voltages are equal，the hysteresis effectively causes one comparator input voltage to move quickly past the other，thus taking the input out of the region where oscillation occurs．Standard comparators require hys－ teresis to be added with external resistors．The MAX941／MAX942／MAX944＇s fixed internal hysteresis
eliminates these resistors and the equations needed to determine appropriate values．
Figure 1 illustrates the case where IN －is fixed and $\mathrm{IN}+$ is varied．If the inputs were reversed，the figure would look the same，except the output would be inverted．
The MAX941 includes an internal latch that allows stor－ age of comparison results．The $\overline{\text { LATCH }}$ pin has a high input impedance．If $\overline{\text { LATCH }}$ is high，the latch is transpar－ ent（i．e．，the comparator operates as though the latch is not present）．The comparator＇s output state is stored when LATCH is pulled low．All timing constraints must be met when using the latch function（Figure 2）．

## Shutdown Mode（MAX941 Only）

The MAX941 shuts down when SHDN is low．When shut down，the supply current drops to less than $60 \mu \mathrm{~A}$ ，and the three－state output becomes high impedance．The $\overline{\text { SHDN }}$ pin has a high input impedance．Connect SHDN to $V+$ for normal operation．Exit shutdown with LATCH high；otherwise，the output will be indeterminate．

## Input Stage Circuitry

The MAX941／MAX942／MAX944 include internal protec－ tion circuitry that prevents damage to the precision input stage from large differential input voltages．This protection circuitry consists of two back－to－back diodes between $\mathrm{IN}+$ and IN －as well as two $4.1 \mathrm{k} \Omega$ resistors （Figure 3）．The diodes limit the differential voltage applied to the internal circuitry of the comparators to be no more than $2 \mathrm{~V}_{\mathrm{F}}$ ，where $\mathrm{V}_{\mathrm{F}}$ is the forward voltage drop of the diode（about 0.7 V at $+25^{\circ} \mathrm{C}$ ）．
For a large differential input voltage（exceeding $2 \mathrm{~V}_{\mathrm{F}}$ ）， this protection circuitry increases the input bias current at $\mathrm{IN}+$（source）and IN －（sink）．

$$
\text { Input Current }=\frac{(\mathrm{IN}+-\mathrm{IN}-)-2 \mathrm{~V}_{F}}{2 \times 4.1 \mathrm{k} \Omega}
$$

Input current with large differential input voltages should not be confused with input bias current（IB）．As long as the differential input voltage is less than $2 \mathrm{~V}_{\mathrm{F}}$ ， this input current is equal to $I_{\mathrm{B}}$ ．The protection circuitry also allows for the input common－mode range of the MAX941／MAX942／MAX944 to extend beyond both power－supply rails．The output is in the correct logic state if one or both inputs are within the common－mode range．

## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators



Figure 2. MAX941 Timing Diagram with Latch Operator

Output Stage Circuitry
The MAX941/MAX942/MAX944 contain a current-driven output stage as shown in Figure 4. During an output transition, ISOURCE or ISINK is pushed or pulled to the output pin. The output source or sink current is high during the transition, creating a rapid slew rate. Once the output voltage reaches VOH or V OL, the source or sink current decreases to a small value, capable of maintaining the VOH or VOL static condition. This significant decrease in current conserves power after an output transition has occurred.
One consequence of a current-driven output stage is a linear dependence between the slew rate and the load capacitance. A heavy capacitive load will slow down a voltage output transition. This can be useful in noisesensitive applications where fast edges may cause interference.

Applications Information
Circuit Layout and Bypassing
The high gain bandwidth of the MAX941/MAX942/ MAX944 requires design precautions to realize the comparators' full high-speed capability. The recommended precautions are:

1) Use a printed circuit board with a good, unbroken, low-inductance ground plane.
2) Place a decoupling capacitor (a $0.1 \mu \mathrm{~F}$ ceramic capacitor is a good choice) as close to $V+$ as possible.
3) Pay close attention to the decoupling capacitor's bandwidth, keeping leads short.
4) On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the comparators.
5) Solder the device directly to the printed circuit board instead of using a socket.

## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators



Figure 3. Input Stage Circuitry


Figure 5. 3.3V Digitally Controlled Threshold Detector


Figure 4. Output Stage Circuitry


Figure 6. Line Transceiver Application

## High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX942CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX942CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX942EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX942ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX942EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu$ MAX |
| MAX944CPD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX944CSD | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 14 SO |
| MAX944EPD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 Plastic DIP |
| MAX944ESD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 SO |

Chip Information
MAX941 TRANSISTOR COUNT: 192
MAX942 TRANSISTOR COUNT: 314
MAX944 TRANSISTOR COUNT: 620
PROCESS: BiPolar


8LUMAXD.EPS

# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators 

Package Information (continued)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2001 Maxim Integrated Products
Printed USA
MתXIMI is a registered trademark of Maxim Integrated Products.

