

General Description

The MAX706P/R/S/T and MAX708R/S/T microprocessor (μ P) supervisory circuits reduce the complexity and number of components required to monitor +3V power-supply levels in +3V to +5V μ P systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX706P/R/S/T supervisory circuits provide the following four functions:

- A reset output during power-up, power-down, and brownout conditions.
- An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6sec.
- A 1.25V threshold detector for power-fail warning, lowbattery detection, or for monitoring a power supply other than the main supply.
- 4) An active-low manual-reset input.

The only difference between the MAX706R, MAX706S, and MAX706T is the reset-threshold voltage levels, which are 2.63V, 2.93V, and 3.08V, respectively. All have active-low reset output signals. The MAX706P is identical to the MAX706R, except its reset output signal is active-high.


The MAX708R/S/T provide the same functions as the MAX706R/S/T, except they do not have a watchdog timer. Instead, they provide both RESET and RESET outputs. As with the MAX706, devices with R, S, and T suffixes have reset thresholds of 2.63V, 2.93V and 3.08V, respectively.

All seven devices are offered in 8-pin SO, DIP, and μ MAX packages.

Applications

Battery-Powered Equipment Portable Instruments Computers Controllers Intelligent Instruments Critical µP Power Monitoring

Typical Operating Circuits



_Features

- ♦ µMAX Package: Smallest 8-Pin SO
- Precision Supply-Voltage Monitor 2.63V (MAX706P/R, MAX708R) 2.93V (MAX706S, MAX708S) 3.08V (MAX706T, MAX708T)
- 200ms Reset Time Delay
- ◆ Debounced TTL/CMOS-Compatible Manual-Reset Input
- ♦ 100µA Quiescent Current
- Watchdog Timer (MAX706P/R/S/T only): 1.6sec Timeout
- ◆ Reset Output Signal: Active-High Only (MAX706P) Active-Low Only (MAX706R/S/T) Active-High and Active-Low (MAX708R/S/T)
- Voltage Monitor for Power-Fail or Low-Battery Warning
- 8-Pin Surface-Mount Package
- Guaranteed RESET Assertion to VCC = 1V


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX706PCPA	0°C to +70°C	8 Plastic DIP
MAX706PCSA	0°C to +70°C	8 SO
MAX706PCUA	0°C to +70°C	8 µMAX
MAX706PEPA	-40°C to +85°C	8 Plastic DIP
MAX706PESA	-40°C to +85°C	8 SO

Ordering Information continued at end of data sheet.

* Contact factory for availability and processing to MIL-STD-883.

Pin Configurations



MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)	
Vcc0.3	3V to 6.0V
All Other Inputs (Note 1)0.3V to (Vo	(c + 0.3V)
Input Current	
Vcc	20mA
GND	
Output Current (all outputs)	20mA
Continuous Power Dissipation	
Plastic DIP (derate 9.09mW/°C above +70°C)	
SO (derate 5.88mW/°C above +70°C)	471mW

μMAX (derate 4.1mW/°C above +	70°C)330mW
CERDIP (derate 8.00mW/°C above	e +70°C)640mW
Operating Temperature Ranges:	
MAX70_C	0°C to +70°C
MAX70_E	40°C to +85°C
MAX70_M	55°C to +125°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: The input voltage limits on PFI, WDI and MR can be exceeded if the input current is less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(MAX70_P/R: V_{CC} = 2.70V to 5.5V, MAX70_S: V_{CC} = 3.00V to 5.5V, MAX70_T: V_{CC} = 3.15V to 5.5V, T_{A} = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
On anting Valtage Barre	\/		MAX70_C	1.0		5.5	V	
Operating Voltage Range	Vcc		MAX70_E/M	1.2		5.5	\ \ \	
		19	MAX706_C		90	200		
		Vcc < 3.6V	MAX706_E/M		90	300		
		VCC < 3.6V	MAX708_C		50	200		
Cumply Current	louppuy		MAX708_E/M		50	300		
Supply Current	ISUPPLY		MAX706_C		135	350	μА	
		Vcc < 5.5V	MAX706_E/M		135	500		
		VCC < 5.5V	MAX708_C		65	350	10.0	
			MAX708_E/M		65	500	1	
			MAX70_P/R	2.55	2.63	2.70		
Reset Threshold (Note 2)	VRST		MAX70_S	2.85	2.93	3.00	V	
		· ·	MAX70_T	3.00	3.08	3.15		
Reset Threshold Hysteresis (Note 2)					20	,	mV	
D 1 D . 1 11 (N 10)		MAX70_P/R: $V_{CC} = 3.0V$; MAX70_S/T: $V_{CC} = 3.3V$ $V_{CC} = 5.0V$		140	200	280	ms	
Reset Pulse Width (Note 2)	trst				200			
	Vон	\/=== (may) + \/== + 2.6\/	ISOURCE = 500µA	0.8 x V _C C				
	VoL	V _{RST} (max) < V _{CC} < 3.6V	ISINK = 1.2mA			0.3	V	
RESET Output Voltage	Vон	4 5 V 4 V00 4 5 5 V	ISOURCE = 800µA	Vcc - 1.5				
(MAX70_R/S/T)	VoL	4.5V < V _{CC} < 5.5V	ISINK = 3.2mA			0.4		
	V _{OL}	MAX70_C: VCC = 1.0V, ISINK = 50µA				0.3	1	
		MAX70_E/M: VCC = 1.2V, ISINK = 100µA				0.3		
	Voн	V _{RST} (max) < V _{CC} < 3.6V	ISOURCE = 215µA	Vcc - 0.6	1			
RESET Output Voltage	VoL	VHS1 (111ax) < VCC < 3.0V	ISINK = 1.2mA			0.3	V	
(MAX706P)	VoH	4.5V < VCC < 5.5V	ISOURCE = 800µA	Vcc - 1.5]	
	VoL	7.01 \ 100 \ 3.01	ISINK = 3.2mA	· .		0.4		

44	-	\mathbf{v}	- 4	4
. N				

ELECTRICAL CHARACTERISTICS (continued)


(MAX70_P/R: $V_{CC} = 2.70V$ to 5.5V, MAX70_S: $V_{CC} = 3.00V$ to 5.5V, MAX70_T: $V_{CC} = 3.15V$ to 5.5V, $T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS	
	Vон	V _{RST} (max) < V _{CC} < 3.6V	ISOURCE = 500µA	0.8 x V _C C				
RESET Output	VoL	AB21 (Luax) < ACC < 3.9A	I _{SINK} = 500μA			0.3	V	
Voltage (MAX708_)	Voh	4.5V < V _{CC} < 5.5V	ISOURCE = 800µA	Vcc - 1.5			1 *	
	VoL	4.5V < VCC < 5.5V	ISINK = 1.2mA	4.7		0.4	4	
Watchdog Timeout Period (MAX706_)	twD	MAX70_P/R: V _{CC} = 3.0V MAX70_S/T: V _{CC} = 3.3V	,	1.0	1.6	2.25	sec	
WDI Pulse Width	turn.	$V_{IL} = 0.4V$	V _{RST} (max) < V _{CC} < 3.6V	100			ns	
(MAX706_)	twp	$V_{IH} = 0.8 \times V_{CC}$	4.5V < V _{CC} < 5.5V	50	1	5	ns	
	VIL	\/===(max) +\/== +2.6\/	Low			0.6		
WDI Input Thresh-	VIH	V _{RST} (max) < V _{CC} < 3.6V	High	0.7 x V _{CC}			V	
old (MAX706_)	VIL	\/aa	Low			0.8-	'	
	VIH	V _{CC} = 5.0V	High	3.5				
WDI Input Current (MAX706_)	0	WDI = 0V or VCC	•	-1.0	0.02	1.0	μА	
	VoH	V _{RST} (max) < V _{CC} < 3.6V	ISOURCE = 500µA	0.8 x V _{CC}			0.3 V	
WDO Output Volt-	VOL		I _{SINK} = 500μA			0.3		
age (MAX706_)	Voh		ISOURCE = 800µA	Vcc - 1.5				
	VoL	4.5V < V _{CC} < 5.5V	ISINK = 1.2mA			0.4		
MD Dull I In Coursent		MR = 0V	V _{RST} (max) < V _{CC} < 3.6V	25	70	250	μА	
MR Pull-Up Current		MH = UV	4.5V < V _{CC} < 5.5V	100	250	600	μΑ	
MR Pulse Width	t			V _{RST} (max) < V _{CC} < 3.6V 500				
MR Pulse Width	tMR	4.5V < V _{CC} < 5.5V					ns	
	VIL	50.70 EF CHOOLE 1.000.000	Low			0.6	5	
MR Input Threshold	VIH	V_{RST} (max) $<$ V_{CC} $<$ 3.6 V	High	0.7 x Vcc] v	
With input thiredhold	VIL	4.5V < V _{CC} < 5.5V	Low			0.8] '	
	VIH	4.5V < VCC < 5.5V	High	2.0				
MR to Reset Out	,	V _{RST} (max) < V _{CC} < 3.6V				750	no	
Delay (Note 2)	tMD	4.5V < V _{CC} < 5.5V				250	ns	
PFI Input Threshold		MAX70_P/R: V _{CC} = 3.0\	/; MAX70_S/T: V _{CC} = 3.3V, PFI falling	1.20	1.25	1.30	V	
PFI Input Current				-25	0.01	25	nA	
V. **	Voн	\/par(may) = \/aa = 2.6\/	ISOURCE = 500µA	0.8 x Vcc				
PFO Output Voltage	VOL	V _{RST} (max) < V _{CC} < 3.6V	ISINK = 1.2mA			0.3] _v	
C Output Voltage	Voh	45V 4V00 455V	ISOURCE = 800µA	Vcc - 1.5			1 '	
	Vol	4.5V < V _{CC} < 5.5V	I _{SINK} = 3.2mA			0.4	1	


Note 2: Applies to both RESET in the MAX70_R/S/T, and RESET in the MAX706P and MAX708R/S/T.

Typical Operating Characteristics







RESET. RESET RESPONSE TIMES




POWER-FAIL COMPARATOR ASSERTION RESPONSE TIME




POWER-FAIL COMPARATOR DEASSERTION RESPONSE TIME



RESET, RESET RISE AND FALL TIMES (RESET ASSERTED)



RESET, RESET **RISE AND FALL TIMES** (RESET DEASSERTED)



Pin Description

			IN				FUNCTION
MAX	706P	MAX706R/S/T		MAX708R/S/T		NAME	FUNCTION
DIP/SO	μMAX	DIP/SO	μMAX	DIP/SO	μMAX		
1	3	1	3	1	3	MR	Manual-Reset Input. When pulled below 0.6V, \overline{MR} triggers a reset pulse. It is TTL/CMOS-compatible when $V_{CC}=5V$ and can be shorted to ground with a switch. This active-low input has an internal 70 μ A pull-up current. Leave floating or connect to V_{CC} if not used.
2	4	2	4	2	4	Vcc	Supply-Voltage Input
3	5	3	5	3	5	GND	Ground
4	6	4	6	4	6	PFI	Power-Fail Comparator Input. When PFI is less than 1.25V, PFO goes low; otherwise PFO remains high. Connect PFI to GND when not used.
5	7	5	7	5	7	PFO	Power-Fail Output. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Leave unconnected if not used.
6	8	6	8	_	-	WDI	Watchdog Input. A rising or falling edge must occur at WDI within 1.6sec or WDO goes low (Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when a transition occurs at WDI. The watchdog function cannot be disabled.
-	-	-	-	6	8	N.C.	No Connect—not internally connected.
-	-	7	1	7	1	RESET	Active-Low Reset Output. RESET remains low while V _{CC} is below the reset threshold or MR is held low. It remains low for 200ms after the reset condition are terminated (Figure 3).
7	1	-	-	8	2	RESET	Active-High Reset Output. RESET remains high while V _{CC} is below the reset threshold or MR is held low. It remains high for 200ms after the reset conditions are terminated (Figure 3).
8	2	8	2	-	-	WDO	Watchdog Output. WDO goes low when a transition does not occur at WDI within 1.6sec, and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). WDO also goes low when VCC falls below the reset threshold; however, unlike the reset output signal, WDO goes high as soon as VCC exceeds the reset threshold.

_ Detailed Description RESET and RESET Outputs

A microprocessor's (μ P's) reset input starts it in a known state. When the μ P is in an unknown state, it should be held in reset. The MAX706P/R/S/T and MAX708R/S/T assert reset when VCC is low, preventing code execution errors during power-up, power-down or brownout conditions.

On power-up, once VCC reaches 1V, RESET is guaranteed to be a logic low and RESET is guaranteed to be a logic high. As VCC rises, RESET and RESET remain asserted. Once VCC exceeds the reset threshold, the internal timer causes RESET and RESET to be deasserted after a time equal to the reset pulse width, which is typically 200ms (Figure 3). If a power-fail or brownout condition occurs (i.e. VCC drops below the reset threshold), RESET and RESET are asserted. As long as VCC remains below the reset threshold, the internal timer is continually reset, causing the RESET and RESET outputs

to remain asserted. Thus, a brownout condition that interrupts a previously initiated reset pulse causes an additional 200ms delay from the time the latest interruption occurred. On power-down, once VCC drops below the reset threshold, $\overline{\text{RESET}}$ and $\overline{\text{RESET}}$ are guaranteed to be asserted for VCC \geq 1V.

The MAX706P provides a RESET signal, the MAX706R/S/T provide a RESET signal, and the MAX708R/S/T provide both RESET and RESET.

Watchdog Timer (MAX706P/R/S/T)

The MAX706P/R/S/T watchdog circuit monitors the μ P's activity. If the μ P does not toggle the Watchdog Input (WDI) within 1.6sec, the Watchdog Output (WDO) goes low (Figure 4). If the reset signal is asserted, the watchdog timer will be reset to zero and disabled. As soon as reset is released, the timer starts counting. WDI can detect pulses as narrow as 100ns with a 2.7V supply and 50ns with a 4.5V supply.




Figure 1. MAX706P/R/S/T Block Diagram

 \overline{WDO} can be connected to the non-maskable interrupt (NMI) input of a $\mu P.$ When VCC drops below the reset threshold, \overline{WDO} immediately goes low, even if the watchdog timer has not timed out (Figure 3). Normally, this would trigger an NMI, but since reset is asserted simultaneously, the NMI is overridden. \overline{WDO} can instead be connected to \overline{MR} to generate a reset pulse when the watchdog times out.

Manual Reset

The Manual-Reset ($\overline{\text{MR}}$) input allows $\overline{\text{RESET}}$ and RESET to be activated by a pushbutton switch. The switch is effectively debounced by the 140ms minimum reset pulse width. $\overline{\text{MR}}$ can be driven by an external logic line since it is TTL/CMOS compatible. The minimum $\overline{\text{MR}}$ input pulse width is 500ns when VCC = +3V and 150ns when VCC = +5V. Leave $\overline{\text{MR}}$ floating or tie to VCC when not used.

Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference. The power-fail compa-




Figure 2. MAX708R/S/T Block Diagram

rator has 10mV of hysteresis which prevents repeated triggering of the Power-Fail Output (PFO).

To build an early-warning power-failure circuit, use the Power-Fail Comparator Input (PFI) to monitor the unregulated DC supply voltage (see *Typical Operating Circuit*). Connect the PFI pin to a resistor-divider network such that the voltage at PFI falls below 1.25V just before the regulator drops out. Use $\overline{\text{PFO}}$ to interrupt the μP so it can prepare for an orderly power-down.

Regulated and unregulated voltages can be monitored by simply adjusting the PFI resistor-divider network values to the appropriate ratio. In addition, the reset signal can be asserted at voltages other than the VCC reset threshold, as shown in Figure 5. Connect PFO to MR to initiate a reset pulse when the 12V supply drops below a user-specified threshold (11V in this example) or when VCC falls below the reset threshold.

_____ Applications Information Operation with +3V and +5V Supplies

The MAX706P/R/S/T and MAX708R/S/T provide voltage monitoring at the reset threshold (2.63V to 3.08V) when powered from either +3V or +5V. They are ideal in porta-

MIXIM




Figure 3. RESET, RESET, MR and WDO Timing




Figure 4. MAX706P/R/S/T Watchdog Timing

ble-instrument applications where power can be supplied from either a +3V battery or an AC-DC wall adapter that generates +5V (a +5V supply allows a μP or a microcontroller to run faster than a +3V supply). With a +3V supply, these ICs consume less power, but output drive capability is reduced, the \overline{MR} -to-RESET delay time increases, and the \overline{MR} minimum pulse width increases. The Electrical Characteristics table provides specifications for operation with both +3V and +5V supplies.

Ensuring a Valid RESET Output Down to Vcc = 0V

When VCC falls below 1V, the MAX706R/S/T and MAX708R/S/T RESET output no longer sinks current; it becomes an open circuit. High-impedance, CMOS logic inputs can drift to undetermined voltages if left as open circuits. If a pull-down resistor is added to the RESET pin, as shown in Figure 6, any stray charge or leakage currents will flow to ground, holding RESET low. Resistor




Figure 5. Monitoring Both +3V/+3.3V and +12V




Figure 6. RESET Valid to Ground Circuit

value R1 is not critical, but it should not load $\overline{\text{RESET}}$ and should be small enough to pull $\overline{\text{RESET}}$ and the input it is driving to ground. $100\text{k}\Omega$ is suggested for R1.

Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of PFO when VIN is near the power-fail comparator trip point. Figure 7 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 such that PFI sees 1.25V when VIN falls to the desired trip point (VTRIP). Resistor R3 adds hysteresis. R3 will typically be an order of

magnitude greater than R1 or R2. The current through R1 and R2 should be at least $1\mu A$ to ensure that the 25nA max PFI input current does not shift the trip point significantly. R3 should be larger than $10k\Omega$ to prevent it from loading down the \overline{PFO} pin. Capacitor C1 adds noise rejection.

Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using the circuit of Figure 8. When the negative supply is valid, \overline{PFO} is low. When the negative supply voltage drops, \overline{PFO} goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the VCC voltage, and resistors R1 and R2.




Figure 7. Adding Hysteresis to the Power-Fail Comparator





Figure 8. Monitoring a Negative Voltage

MAX706P/R/S/T, MAX708R/S/T

+3V Voltage Monitoring, Low-Cost, µP Supervisory Circuits


Typical Operating Circuits (continued)



Chip Information

TRANSISTOR COUNT: 572

_Pin Configurations (continued)



Ordering Information (continued)


PART	TEMP RANGE	PIN-PACKAGE
MAX706PEUA	-40°C to +85°C	8 µMAX
MAX706PMJA	-55°C to +125°C	8 CERDIP*
MAX706RCPA	0°C to +70°C	8 Plastic Dip
MAX706RCSA	0°C to +70°C	8 SO
MAX706RCUA	0°C to +70°C	8 µMAX
MAX706REPA	-40°C to +85°C	8 Plastic Dip
MAX706RESA	-40°C to +85°C	8 SO
MAX706REUA	-40°C to +85°C	8 µMAX
MAX706RMJA	-55°C to +125°C	8 CERDIP*
MAX706SCPA	0°C to +70°C	8 Plastic Dip
MAX706SCSA	0°C to +70°C	8 SO
MAX706SCUA	0°C to +70°C	8 µMAX
MAX706SEPA	-40°C to +85°C	8 Plastic Dip
MAX706SESA	-40°C to +85°C	8 SO
MAX706SEUA	-40°C to +85°C	8 µMAX
MAX706SMJA	-55°C to +125°C	8 CERDIP*
MAX706TCPA	0°C to +70°C	8 Plastic Dip
MAX706TCSA	0°C to +70°C	8 SO
MAX706TCUA	0°C to +70°C	8 µMAX
MAX706TEPA	-40°C to +85°C	8 Plastic Dip
MAX706TESA	-40°C to +85°C	8 SO
MAX706TEUA	-40°C to +85°C	8 μΜΑΧ
MAX706TMJA	-55°C to +125°C	8 CERDIP*


*	Contact	factory fo	r availahilih	and nm	raccina tr	MAII .	STD_883

_ordering	mormation	(oontmace
PART	TEMP RANGE	PIN-PACKAGE
MAX708RCPA	0°C to +70°C	10 Plastic Dip
MAX708RCSA	0°C to +70°C	8 SO
MAX708RCUA	0°C to +70°C	8 µMAX
MAX708REPA	-40°C to +85°C	8 Plastic Dip
MAX708RESA	-40°C to +85°C	8 SO
MAX708REUA	-40°C to +85°C	8 µMAX
MAX708RMJA	-55°C to +125°C	8 CERDIP*
MAX708SCPA	0°C to +70°C	8 Plastic Dip
MAX708SCSA	0°C to +70°C	8 SO
MAX708SCUA	0°C to +70°C	8 µMAX
MAX708SEPA	-40°C to +85°C	8 Plastic Dip
MAX708SESA	-40°C to +85°C	8 SO
MAX708SEUA	-40°C to +85°C	8 µMAX
MAX708SMJA	-55°C to +125°C	8 CERDIP*
MAX708TCPA	0°C to +70°C	8 Plastic Dip
MAX708TCSA	0°C to +70°C	8 SO
MAX708TCUA	0°C to +70°C	8 µMAX
MAX708TEPA	-40°C to +85°C	8 Plastic Dip
MAX708TESA	-40°C to +85°C	8 SO
MAX708TEUA	-40°C to +85°C	8 µMAX
MAX708TMJA	-55°C to +125°C	8 CERDIP*

Package Information


The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)





Package Information (continued)

The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 2001 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.