M27C1001

1 Mbit (128Kb x8) UV EPROM and OTP EPROM

- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- ACCESS TIME: 35ns
- LOW POWER CONSUMPTION:
  - Active Current 30mA at 5Mhz
  - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIME: 100µs/word
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: 05h

DESCRIPTION

The M27C1001 is a 1 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for micro-processor systems requiring large programs and is organized as 131,072 words of 8 bits.

The FDIP32W (window ceramic frit-seal package) and the LCCC32W (leadless chip carrier package) have a transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C1001 is offered in PDIP32, PLCC32 and TSOP32 (8 x 20 mm) packages.


FDIP32W (F) PDIP32 (B)

LCCC32W (L)

PLCC32 (C) TSOP32 (N) 8 x 20 mm

Figure 1. Logic Diagram

Figure 2A. DIP Connections

V_{PP}	1	32	V_{CC}
A16	2	31	$\overline{P}$
A15	3	30	NC
A12	4	29	A14
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{G}$
A2	10	23	A10
A1	11	22	$\overline{E}$
A0	12	21	Q7
Q0	13	20	Q6
Q1	14	19	Q5
Q2	15	18	Q4
V_{SS}	16	17	Q3

M27C1001

AI00711

Figure 2B. LCC Connections

Top row: A12 A15 A16 V_{PP} V_{CC} $\overline{P}$ NC

① 32

Left side (top to bottom): A7, A6, A5, A4, A3 (9), A2, A1, A0, Q0

Right side (top to bottom): A14, A13, A8, A9, A11 (25), $\overline{G}$, A10, $\overline{E}$, Q7

M27C1001

Bottom: 17

Bottom row: Q1 Q2 V_{SS} Q3 Q4 Q5 Q6

AI00712

Figure 2C. TSOP Connections

A11	①	32	$\overline{G}$
A9			A10
A8			$\overline{E}$
A13			Q7
A14			Q6
NC			Q5
$\overline{P}$			Q4
V_{CC}	8	25	Q3
V_{PP}	9	24	V_{SS}
A16			Q2
A15			Q1
A12			Q0
A7			A0
A6			A1
A5			A2
A4	16	17	A3

M27C1001 (Normal)

AI01151B

Table 1. Signal Names

A0-A16	Address Inputs
Q0-Q7	Data Outputs
$\overline{E}$	Chip Enable
$\overline{G}$	Output Enable
$\overline{P}$	Program
V_{PP}	Program Supply
V_{CC}	Supply Voltage
V_{SS}	Ground
NC	Not Connected Internally

Table 2. Absolute Maximum Ratings [1]

Symbol	Parameter	Value	Unit
T_A	Ambient Operating Temperature [3]	−40 to 125	°C
T_{BIAS}	Temperature Under Bias	−50 to 125	°C
T_{STG}	Storage Temperature	−65 to 150	°C
V_{IO} [2]	Input or Output Voltage (except A9)	−2 to 7	V
V_{CC}	Supply Voltage	−2 to 7	V
V_{A9} [2]	A9 Voltage	−2 to 13.5	V
V_{PP}	Program Supply Voltage	−2 to 14	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.
2. Minimum DC voltage on Input or Output is −0.5V with possible undershoot to −2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.
3. Depends on range.

Table 3. Operating Modes

Mode	$\overline{E}$	$\overline{G}$	$\overline{P}$	A9	V_{PP}	Q7-Q0
Read	V_{IL}	V_{IL}	X	X	V_{CC} or V_{SS}	Data Out
Output Disable	V_{IL}	V_{IH}	X	X	V_{CC} or V_{SS}	Hi-Z
Program	V_{IL}	V_{IH}	V_{IL} Pulse	X	V_{PP}	Data In
Verify	V_{IL}	V_{IL}	V_{IH}	X	V_{PP}	Data Out
Program Inhibit	V_{IH}	X	X	X	V_{PP}	Hi-Z
Standby	V_{IH}	X	X	X	V_{CC} or V_{SS}	Hi-Z
Electronic Signature	V_{IL}	V_{IL}	V_{IH}	V_{ID}	V_{CC}	Codes

Note: X = V_{IH} or V_{IL}, V_{ID} = 12V ± 0.5V.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V_{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V_{IH}	0	0	0	0	0	1	0	1	05h

Table 5. AC Measurement Conditions

|	High Speed	Standard
Input Rise and Fall Times	$\leq$ 10ns	$\leq$ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform


Figure 4. AC Testing Load Circuit

C_L = 30pF for High Speed

C_L = 100pF for Standard

C_L includes JIG capacitance

Table 6. Capacitance [(1)] (T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V		6	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

DEVICE OPERATION

The operating modes of the M27C1001 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27C1001 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{E}$) is the power control and should be used for device selection. Output Enable ($\overline{G}$) is the output control and should be used to gate data to the output pins, indepen-

dent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from $\overline{E}$ to output (t_{ELQV}). Data is available at the output after a delay of t_{GLQV} from the falling edge of $\overline{G}$, assuming that $\overline{E}$ has been low and the addresses have been stable for at least t_{AVQV}-t_{GLQV}.

Standby Mode

The M27C1001 has a standby mode which reduces the supply current from 30mA to 100µA. The M27C1001 is placed in the standby mode by applying a CMOS high signal to the $\overline{E}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{G}$ input.

Table 7. Read Mode DC Characteristics [1]

(TA = 0 to 70°C, −40 to 85°C or −40 to 125°C; V_{CC} = 5V ± 5% or 5V ± 10%; $V_{PP} = V_{CC}$)

Symbol	Parameter	Test Condition	Min	Max	Unit
I_{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±10	µA
I_{LO}	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±10	µA
I_{CC}	Supply Current	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$, I_{OUT} = 0mA, f = 5MHz		30	mA
I_{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
I_{CC2}	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	µA
I_{PP}	Program Current	$V_{PP} = V_{CC}$		10	µA
V_{IL}	Input Low Voltage		−0.3	0.8	V
V_{IH} [2]	Input High Voltage		2	V_{CC} + 1	V
V_{OL}	Output Low Voltage	I_{OL} = 2.1mA		0.4	V
V_{OH}	Output High Voltage TTL	I_{OH} = −400µA	2.4		V
	Output High Voltage CMOS	I_{OH} = −100µA	V_{CC} − 0.7V		V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.
2. Maximum DC voltage on Output is V_{CC} +0.5V.

Table 8A. Read Mode AC Characteristics [1]

(TA = 0 to 70°C, −40 to 85°C or −40 to 125°C; V_{CC} = 5V ± 5% or 5V ± 10%; $V_{PP} = V_{CC}$)

Symbol	Alt	Parameter	Test Condition	M27C1001 -35 [3] Min	Max	-45 Min	Max	-60 Min	Max	-70 Min	Max	Unit
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$		35		45		60		70	ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		35		45		60		70	ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		25		25		30		35	ns
t_{EHQZ} [2]	t_{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	25	0	25	0	30	0	30	ns
t_{GHQZ} [2]	t_{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	25	0	25	0	30	0	30	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$	0		0		0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.
2. Sampled only, not 100% tested.
3. Speed obtained with High Speed AC measurement conditions.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

a. the lowest possible memory power dissipation,

b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, $\overline{E}$ should be decoded and used as the primary device selecting function, while $\overline{G}$ should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

Table 8B. Read Mode AC Characteristics [1]

(TA = 0 to 70°C, −40 to 85°C or −40 to 125°C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = V_{CC})

Symbol	Alt	Parameter	Test Condition	M27C1001								Unit
				-80		-90		-10		-12/-15/-20/-25		
				Min	Max	Min	Max	Min	Max	Min	Max	
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$		80		90		100		120	ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		80		90		100		120	ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		40		45		50		60	ns
t_{EHQZ} [2]	t_{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	0	40	ns
t_{GHQZ} [2]	t_{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	0	40	ns
t_{AXQX}	t_{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$	0		0		0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.
　　　 2. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\overline{E}$. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V_{CC} and V_{SS}. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 9. Programming Mode DC Characteristics [1]

$(T_A = 25\ °C;\ V_{CC} = 6.25V \pm 0.25V;\ V_{PP} = 12.75V \pm 0.25V)$

Symbol	Parameter	Test Condition	Min	Max	Unit
I_{LI}	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		± 10	µA
I_{CC}	Supply Current			50	mA
I_{PP}	Program Current	$\overline{E} = V_{IL}$		50	mA
V_{IL}	Input Low Voltage		−0.3	0.8	V
V_{IH}	Input High Voltage		2	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1mA$		0.4	V
V_{OH}	Output High Voltage TTL	$I_{OH} = -400µA$	2.4		V
V_{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 10. Programming Mode AC Characteristics [1]

$(T_A = 25\ °C;\ V_{CC} = 6.25V \pm 0.25V;\ V_{PP} = 12.75V \pm 0.25V)$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t_{AVPL}	t_{AS}	Address Valid to Program Low		2		µs
t_{QVPL}	t_{DS}	Input Valid to Program Low		2		µs
t_{VPHPL}	t_{VPS}	V_{PP} High to Program Low		2		µs
t_{VCHPL}	t_{VCS}	V_{CC} High to Program Low		2		µs
t_{ELPL}	t_{CES}	Chip Enable Low to Program Low		2		µs
t_{PLPH}	t_{PW}	Program Pulse Width		95	105	µs
t_{PHQX}	t_{DH}	Program High to Input Transition		2		µs
t_{QXGL}	t_{OES}	Input Transition to Output Enable Low		2		µs
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid			100	ns
t_{GHQZ} [2]	t_{DFP}	Output Enable High to Output Hi-Z		0	130	ns
t_{GHAX}	t_{AH}	Output Enable High to Address Transition		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.
2. Sampled only, not 100% tested.

Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C1001 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposition to ultraviolet light (UV EPROM). The M27C1001 is in the programming mode when V_{PP} input is at 12.75V, $\overline{E}$ is at V_{IL} and $\overline{P}$ is pulsed to V_{IL}. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V ± 0.25V.

Figure 6. Programming and Verify Modes AC Waveforms


Figure 7. Programming Flowchart

PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed, with a guaranteed margin, in a typical time of 13 seconds. Programming with PRESTO II involves in applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27C1001s in parallel with different data is also easily accomplished. Except for $\overline{E}$, all like inputs including $\overline{G}$ of the parallel M27C1001 may be common. A TTL low level pulse applied to a M27C1001's $\overline{P}$ input, with $\overline{E}$ low and V_{PP} at 12.75V, will program that M27C1001. A high level $\overline{E}$ input inhibits the other M27C1001s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{E}$ and $\overline{G}$ at V_{IL}, $\overline{P}$ at V_{IH}, V_{PP} at 12.75V and V_{CC} at 6.25V.

Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C1001. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C1001, with $V_{PP} = V_{CC}$ = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during Electronic Signature mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27C1001, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27C1001 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C1001 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C1001 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C1001 window to prevent unintentional erasure. The recommended erasure procedure for the M27C1001 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm^2. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm^2 power rating. The M27C1001 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Table 11. Ordering Information Scheme

Example: M27C1001   -35 X   C   1   TR

Device Type
M27

Supply Voltage
C = 5V

Device Function
1001 = 1 Mbit (128Kb x8)

Speed
-35 [(1)] = 35 ns
-45 = 45 ns
-60 = 60 ns
-70 = 70 ns
-80 = 80 ns
-90 = 90 ns
-10 = 100 ns
-12 = 120 ns
-15 = 150 ns
-20 = 200 ns
-25 = 250 ns

V_{CC} Tolerance
blank = ± 10%
X = ± 5%

Package
F = FDIP32W
B = PDIP32
L = LCCC32W
C = PLCC32
N = TSOP32: 8 x 20 mm

Temperature Range
1 = 0 to 70 °C
3 = –40 to 125 °C
6 = –40 to 85 °C

Options
X = Additional Burn-in
TR = Tape & Reel Packing

Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

Table 12. Revision History

Date	Revision Details
September 1998	First Issue
24-Jan-2000	35ns speed class addes (Table 8A, 11)
20-Sep-2000	AN620 Reference removed
04-Jun-2002	PLCC32 Package mechanical data and drawing clarified (Table 16 and Figure 11) TSOP32 Package mechanical data clarified (Table 17)

Table 13. FDIP32W - 32 pin Ceramic Frit-seal DIP with window, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
A3		3.89	4.50		0.153	0.177
B		0.41	0.56		0.016	0.022
B1	1.45	–	–	0.057	–	–
C		0.23	0.30		0.009	0.012
D		41.73	42.04		1.643	1.655
D2	38.10	–	–	1.500	–	–
E	15.24	–	–	0.600	–	–
E1		13.06	13.36		0.514	0.526
e	2.54	–	–	0.100	–	–
eA	14.99	–	–	0.590	–	–
eB		16.18	18.03		0.637	0.710
L		3.18			0.125	
S		1.52	2.49		0.060	0.098
∅	7.11	–	–	0.280	–	–
α		4°	11°		4°	11°
N	32			32		

Figure 8. FDIP32W - 32 pin Ceramic Frit-seal DIP with window, Package Outline

Drawing is not to scale.

Table 14. PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A		–	5.08		–	0.200
A1		0.38	–		0.015	–
A2		3.56	4.06		0.140	0.160
B		0.38	0.51		0.015	0.020
B1	1.52	–	–	0.060	–	–
C		0.20	0.30		0.008	0.012
D		41.78	42.04		1.645	1.655
D2	38.10	–	–	1.500	–	–
E	15.24	–	–	0.600	–	–
E1		13.59	13.84		0.535	0.545
e1	2.54	–	–	0.100	–	–
eA	15.24	–	–	0.600	–	–
eB		15.24	17.78		0.600	0.700
L		3.18	3.43		0.125	0.135
S		1.78	2.03		0.070	0.080
α		0°	10°		0°	10°
N	32			32		

Figure 9. PDIP32 - 32 lead Plastic DIP, 600 mils width, Package Outline

Drawing is not to scale.

Table 15. LCCC32W - 32 lead Leadless Ceramic Chip Carrier, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			2.28			0.090
B		0.51	0.71		0.020	0.028
D		11.23	11.63		0.442	0.458
E		13.72	14.22		0.540	0.560
e	1.27	–	–	0.050	–	–
e1		0.39	–		0.015	–
e2	7.62	–	–	0.300	–	–
e3	10.16	–	–	0.400	–	–
h	1.02	–	–	0.040	–	–
j	0.51	–	–	0.020	–	–
L		1.14	1.40		0.045	0.055
L1		1.96	2.36		0.077	0.093
K		10.50	10.80		0.413	0.425
K1		8.03	8.23		0.316	0.324
N	32			32		

**Figure 10. LCCC32W - 32 lead Leadless Ceramic Chip Carrier, Package Outline**

LCCCW-a

Drawing is not to scale.

Table 16. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A		3.18	3.56		0.125	0.140
A1		1.53	2.41		0.060	0.095
A2		0.38	–		0.015	–
B		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
CP			0.10			0.004
D		12.32	12.57		0.485	0.495
D1		11.35	11.51		0.447	0.453
D2		4.78	5.66		0.188	0.223
D3	7.62	–	–	0.300	–	–
E		14.86	15.11		0.585	0.595
E1		13.89	14.05		0.547	0.553
E2		6.05	6.93		0.238	0.273
E3	10.16	–	–	0.400	–	–
e	1.27	–	–	0.050	–	–
F		0.00	0.13		0.000	0.005
N	32			32		
R	0.89	–	–	0.035	–	–

**Figure 11. PLCC32 - 32 lead Plastic Leaded Chip Carrier, Package Outline**

PLCC-A

Drawing is not to scale.

Table 17. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Mechanical Data

Symbol	Typ	millimeters Min	Max	Typ	inches Min	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
B		0.170	0.250		0.0067	0.0098
C		0.100	0.210		0.0039	0.0083
CP			0.100			0.0039
D		19.800	20.200		0.7795	0.7953
D1		18.300	18.500		0.7205	0.7283
e	0.500	–	–	0.0197	–	–
E		7.900	8.100		0.3110	0.3189
L		0.500	0.700		0.0197	0.0276
α		0°	5°		0°	5°
N		32			32	

Figure 12. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20 mm, Package Outline

Drawing is not to scale.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com