

# 10-Bit $\mu$ P-compatible D/A converter

# NE5020

## DESCRIPTION

The NE5020 is a microprocessor-compatible monolithic 10-bit digital-to-analog converter subsystem. This device offers 10-bit resolution and  $\pm 0.1\%$  accuracy and monotonicity guaranteed over full operating temperature range.

Low loading latches, adjustable logic thresholds, and addressing capability allow the NE5020 to directly interface with most microprocessor- and logic-controlled systems.

The NE5020 contains internal voltage reference, DAC switches and resistor ladder. Also, the input buffer and output summing amplifier are included. In addition, the matched application resistors for scaling either unipolar or bipolar output values are included on a single monolithic chip.

The result is a near minimum component count 10-bit resolution DAC system.


## FEATURES

- 10-bit resolution
- Guaranteed monotonicity over operating range
- $\pm 0.1\%$  relative accuracy
- Unipolar (0V to +10V) and bipolar ( $\pm 5V$ ) output range
- Logic bus compatible
- 5 $\mu$ s settling time

## ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
24-Pin Ceramic Dual In-Line Package (CERDIP)	0 to 70°C	NE5020F	0588B
24-Pin Plastic Dual In-Line Package (DIP)	0 to 70°C	NE5020N	0412A

## PIN CONFIGURATION



## APPLICATIONS

- Precision 10-bit D/A converters
- 10-bit analog-to-digital converters
- Programmable power supplies
- Test equipment
- Measurement instruments



10-Bit  $\mu$ P-compatible D/A converter

NE5020

**DC ELECTRICAL CHARACTERISTICS** $V_{CC+}=+15V$ ,  $V_{CC-}=-15V$ ,  $0 \leq T_A \leq 70^\circ C$ , unless otherwise specified.<sup>1</sup> Typical values are specified at  $25^\circ C$ .

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
	Resolution Monotonicity Relative accuracy				10 10 $\pm 0.1$	Bits Bits %FS
$V_{CC+}$ $V_{CC-}$	Positive supply voltage Negative supply voltage		11.4 -11.4	15 -15	16.5 -16.5	V V
$V_{IN(1)}$ $V_{IN(0)}$	Logic "1" input voltage Logic "0" input voltage	Pin 1=0V Pin 1=0V	2.0		0.8	V V
$I_{IN(1)}$ $I_{IN(0)}$	Logic "1" input current Logic "0" input current	Pin 1=0V, $2 < V_{IN} < 18V$ Pin 1=0V, $-5V < V_{IN} < 0.8V$		0.1 -2.0	10 -10	$\mu A$ $\mu A$
$V_{FS}$	Full-scale output	Unipolar mode, $V_{REF}=5.000V$ , all bits high, $T_A=25^\circ C$	9.5		10.5	V
$+V_{FS}$	Full-scale output	Bipolar mode, $V_{REF}=5.000V$ , all bits high, $T_A=25^\circ C$	4.75		5.25	V
$-V_{FS}$	Negative full-scale	Bipolar mode, $V_{REF}=5.000V$ , all bits low, $T_A=25^\circ C$	-5.25		-4.75	V

**NOTES:**

1. Refer to Figure 1.

10-Bit  $\mu$ P-compatible D/A converter

NE5020

## DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V <sub>ZS</sub>	Zero-scale output	Unipolar mode, V <sub>REF</sub> =5.000V, all bits low, T <sub>A</sub> =25°C	-30		+30	mV
I <sub>OS</sub>	Output short-circuit current	T <sub>A</sub> =25°C V <sub>OUT</sub> =0V		±15	±40	mA
PSR <sub>(OUT)</sub>	Output power supply rejection (+)	V=-15V, 13.5V≤V+≤16.5V, external V <sub>REF IN</sub> =5.000V		0.001	0.01	%FS/ %VS
PSR <sub>(OUT)</sub>	Output power supply rejection (-)	V+=15V, -13.5V≤V-≤-16.5V, external V <sub>REF IN</sub> =5.000V		0.001	0.01	%FS/ %VS
TC <sub>FS</sub>	Full-scale temperature coefficient	V <sub>REF IN</sub> =5.000V		20		ppmFS /°C
TC <sub>ZS</sub>	Zero-scale temperature coefficient			5		ppmFS/°C
I <sub>REF</sub> <sup>2</sup>	Reference output current				3	mA
I <sub>REF SC</sub>	Reference short circuit current	T <sub>A</sub> =25°C V <sub>REF OUT</sub> =0V		15	30	mA
PSR <sub>+REF</sub>	Reference power supply rejection (+)	V=-15V, 13.5V≤V+≤16.5V, I <sub>REF</sub> =1.0mA		.003	.01	%VR/ %VS
PSR <sub>-REF</sub>	Reference power supply rejection (-)	V+=15V, -13.5V≤V-≤16.5V,		.003	.01	%VR/ %VS
V <sub>REF</sub>	Reference voltage	I <sub>REF</sub> =1.0mA, T <sub>A</sub> =25°C	4.9	5.0	5.25	V
TC <sub>REF</sub>	Reference voltage temperature coefficient	I <sub>REF</sub> =1.0mA		60		ppm/°C
Z <sub>IN</sub>	DAC V <sub>REF IN</sub> input impedance	I <sub>REF</sub> =1.0mA		5.0		kΩ
I <sub>CC+</sub>	Positive supply current	V <sub>CC+</sub> =+15V		7	14	mA
I <sub>CC-</sub>	Negative supply current	V <sub>CC-</sub> =-15V		-10	-15	mA
P <sub>D</sub>	Power dissipation	I <sub>REF</sub> =1.0mA, V <sub>CC</sub> =±15V		255	435	mW

## NOTES:

1. Refer to Figure 1.
2. For I<sub>REF OUT</sub> greater than 3mA, an external buffer is required.

AC ELECTRICAL CHARACTERISTICS<sup>1</sup>V<sub>CC</sub> = +15V, T<sub>A</sub> = 25°C.





SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ	Max	
t <sub>SLH</sub>	Settling time	±1/2LSB	Input	All bits low-to-high <sup>2</sup>		5		μs
t <sub>SHL</sub>	Settling time	±1/2LSB	Input	All bits high-to-low <sup>3</sup>		5		μs
t <sub>PLH</sub>	Propagation delay	Output	Input	All bits switched low-to-high <sup>2</sup>		30		ns
t <sub>PHL</sub>	Propagation delay	Output	Input	All bits switched high-to-low <sup>3</sup>		150		ns
t <sub>PLSB</sub>	Propagation delay	Output	Input	1 LSB change <sup>2,3</sup>		150		ns
t <sub>PLH</sub>	Propagation delay	Output	LE	Low-to-high transition <sup>4</sup>		300		ns
t <sub>PHL</sub>	Propagation delay	Output	LE	High-to-low transition <sup>5</sup>		150		ns
t <sub>S</sub>	Set-up time	LE	Input	1,6	100			ns
t <sub>H</sub>	Hold time	Input	LE	1,6	50			ns
t <sub>PW</sub>	Latch enable pulse width			1,6	150			ns

## NOTES:

1. Refer to Figure 2.
2. See Figure 5.
3. See Figure 6.
4. See Figure 7.
5. See Figure 8.
6. See Figure 9.






# 10-Bit $\mu$ P-compatible D/A converter

# NE5020



# 10-Bit $\mu$ P-compatible D/A converter

## NE5020



# 10-Bit $\mu$ P-compatible D/A converter

# NE5020




Figure 10.

## CIRCUIT DESCRIPTION

The NE5020 provides ten data latches, an internal voltage reference, application resistors, and a scaled output voltage in addition to the basic DAC components (see Block Diagram).

### Latch Circuit

Digital interface with the NE5020 is readily accomplished through the use of two latch enable ports ( $\overline{LE}_1$  and  $\overline{LE}_2$ ) and ten data input latches.  $\overline{LE}_2$  controls the two most significant bits of data (DB9 and DB8) while  $\overline{LE}_1$  controls the eight lesser significant bits (DB7 through DB0). Both the latch enable ports ( $\overline{LE}$ ) and the data inputs are static- and threshold-sensitive. When the latch enable ports ( $\overline{LE}$ ) are high (Logic '1') the data inputs become very high impedances and essentially disappear from the data bus. Addressing the  $\overline{LE}$  with a low static (Logic '0'), the latches become active and adapt the logic states present on the data bus. During this state, the output of the DAC will change to the value proportional to the data bus value. When the latch enable returns to a high state, the selected set of data inputs (i.e., depending on which  $\overline{LE}$  goes high) 'memorizes' the data bus logic states and the output changes to the unique output value corresponding to the binary word in the latch.

The data inputs are inactive and high impedance (typically requiring  $-2\mu A$  for low (0.8V max) or  $0.1\mu A$  for high (2.0V min) when the  $\overline{LE}$  is high. Any changes on the data bus with  $\overline{LE}$  high will have no effect on the DAC output.

The digital logic inputs ( $\overline{LE}$  and DB) for the NE5020 utilize a differential input logic system with a threshold level of +1.4V with respect to the voltage level on the digital ground pin (Pin 1). Figure

10 details several bias schemes used to provide the proper threshold voltage levels for various logic families.

To be compatible with a bus-oriented system, the DAC should respond in as short a period as possible to insure full utilization of the microprocessor, controller and I/O control lines. Figure 9 shows the typical timing requirements of the latch and data lines. This figure indicates that data on the data bus should be stable for at least 50ns after  $\overline{LE}$  is changed to a high state.

The independent  $\overline{LE}$  ( $\overline{LE}_1$  and  $\overline{LE}_2$ ) lines allow for direct interface from an 8-bit bus (see Figure 11). Data for the two MSBs is supplied and stored when  $\overline{LE}_2$  is activated low and returned high according to the NE5020 timing requirements. Then  $\overline{LE}_1$  is activated low and the remaining eight LSBs of data are transferred into the DAC. With  $\overline{LE}_1$  returning high, the loading of 10-bit data word from an 8-bit data bus is complete.

Occasionally the analog output must change to its data value within one data address operation. This is no problem using the NE5020 on a 16-bit bus or any other data bus with 10 or greater data bits.

This can be accomplished from an 8-bit data bus by utilizing an external latch circuit to pre-load the two MSB data values. Figure 12 shows the circuit configuration.

After pre-loading (via  $\overline{LE}$  pre-load) the external latch with the two MSB values,  $\overline{LE}_2$  is activated low and the eight LSBs and the two MSBs are concurrently loaded into the DAC in one address operation. This permits the DAC output to make its appropriate change at one time.







# 10-Bit $\mu$ P-compatible D/A converter

NE5020




Figure 14. Zero-Scale Adjustment




Figure 15. Reference Adjust Circuit

### Bipolar Output Voltage

The NE5020 includes a thermally matched resistor,  $R_{BIP}$ , to offset the output voltage by 5V to obtain  $-5V$  to  $+5V$  output voltage range operation. This is accomplished by shorting Pins 18 and 22 (see Figure 13). This connection produces a current equal to  $(V_{REFIN} - SUM\ NODE) \div R_{BIP}$  (1mA nominal), which is injected into the sum node. Since full-scale current out is approximately 2mA (1.9980mA),  $(2mA - 1mA)5k\Omega = 5V$  will appear at the output. For zero DAC output currents, 1mA is still injected into sum node and  $V_{OUT} = -(5k\Omega)(1mA) = -5V$ . Zero-scale adjust and full-scale adjust are performed as described below, noting that full-scale voltage is now approximately +5V. Zero-scale adjust may be used to trim  $V_{OUT} = 0.00$  with the MSB high or  $V_{OUT} = -5.0V$  with all bits off.

### Zero-Scale Adjustment

The method of trimming the small offset error that may exist when all data bits are low is shown in Figure 14. The trim is the result of injecting a current from resistor  $R_2$  that counteracts the error current. Adjusting

potentiometer  $R_1$  until  $V_{OUT}$  equals 0.000V in the unipolar mode or  $-5.000V$  in the bipolar mode (see bipolar section accomplishes this trim).

### Full-Scale Adjustment

A recommended full-scale adjustment circuit, when using the internal voltage reference, is shown in Figure 15. Potentiometer  $R_3$  is adjusted until  $V_{OUT}$  equals 9.99023V. In many applications where the absolute accuracy of full-scale is of low importance when compared to the other system accuracy factors this adjustment circuit is optional.

As resistors  $R_{REF}$ ,  $R_{FB}$ , and  $R_{BIP}$  shown in the Block Diagram are integrated in close proximity, they match and track in value closely over wide ambient temperature variations. Typical matching is less than  $\pm 0.3\%$  which implies that typical full-scale (or gain) error is less than  $\pm 0.3\%$  of ideal full-scale value.