# FUJITSUMOS 65536-BIT<br/>DYNAMIC RANDOM<br/>ACCESS MEMORY

RAS-only and Hidden refresh

Read-Modify-Write and Page-Mode

Common I/O capability using

Output unlatched at cycle end

allows extended page boundary and two-dimensional chip select

On-chip latches for Addresses and

t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are eliminated

Standard 16-pin Ceramic (Cerdip)

Early Write operation

capability

capability

Data-in

DIP: Surfix-Z

DIP: Surfix-P

LCC: Surfix-TV

Standard 16-pin Plastic

Standard 18-pad Ceramic

•

MB 8264A-10 MB 8264A-12 MB 8264A-15

#### 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 8264A is a fully decoded, dynamic random access memory organized as 65,536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB 8264A to be housed in a standard 16 pin DIP and 18 pad LCC. Pin-outs conform to the JEDEC approved pin out.

The MB 8264A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- 65,536 x 1 RAM, 16 pin DIP/18 pad LCC
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time, 100 ns max (MB 8264A-10) 120 ns max (MB 8264A-12) 150 ns max (MB 8264A-15)
- Cycle time, 190 ns min (MB 8264A-10) 230 ns min (MB 8264A-12) 260 ns min (MB 8264A-15)
- Single +5V Supply, ±10% tolerance
- Low power (active)
  275 mW max (MB 8264A-10)
  248 mW max (MB 8264A-12)
  220 mW max (MB 8264A-15)
  22 mW Standby (max)
- 2ms/128 refresh cycles

#### ABSOLUTE MAXIMUM RATINGS (See NOTE)


Rating		Symbol	Value	Unit V	
Voltage on any pin relative to V <sub>SS</sub>		VIN, VOUT	-1 to +7		
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>		Vcc	-1 to +7	V	
	Ceramic		-55 to +150	°c	
Storage temperature	Pastic	T <sub>STG</sub>	-55 to +125		
Power dissipation		PD	1.0	W	
Short circuit output current			50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### MB 8264A-10 FUJITEU MB 8264A-12 MB 8264A-15



# CAPACITANCE (T<sub>A</sub> = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A <sub>0</sub> ~A <sub>7</sub> , D <sub>IN</sub>	C <sub>IN1</sub>		5	pF
Input Capacitance RAS, CAS, WE	C <sub>IN2</sub>		8	pF
Output Capacitance D <sub>OUT</sub>	Cout		7	pF

# RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V <sub>cc</sub> V <sub>ss</sub>	4.5 0	5.0 0	5.5 0	v v	
Input High Voltage, all inputs	V <sub>IH</sub>	2.4		6.5	ν	0°C to +70°C
Input Low Voltage, all inputs	۷۱۲ *	-1.0		0.8	v	

Note \* : The device can withstand undershoots to the -2V level with a pulse width of 20 ns.

# DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT *	MB 8264A-10			50	
Average power supply current	MB 8264A-12	I <sub>CC1</sub>		45	mA
(RAS, CAS cycling; t <sub>RC</sub> = min)	MB 8264A-15	<u></u>		40	
STANDBY CURRENT Standby Power supply current ( $\overline{RAS} = \overline{CAS} = V_{ H }$ )				4	mA
REFRESH CURRENT *			38		
Average power supply current	MB 8264A-12	I <sub>CC3</sub>		35	mA
$(\overline{CAS} = V_{1H}, \overline{RAS} \text{ cycling}; t_{RC} = \min)$	MB 8264A-15			31	
PAGE MODE CURRENT*	MB 8264A-10			35	
Average power supply current	MB 8264A-12	I <sub>CC4</sub>		32	mA
$(\overline{RAS} = V_{1L}, \overline{CAS} \text{ cycling}; t_{PC} = \min)$	MB 8264A-15			28	
INPUT LEAKAGE CURRENT Input leakage current, any input (0V≦V <sub>IN</sub> ≨5.5V, V <sub>CC</sub> =5.5V, V <sub>SS</sub> =0V, all other	l <sub>f(L)</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V≦V <sub>OUT</sub> ≦5.5)		I <sub>O(L)</sub>	-10	10	μА
OUTPUT LEVELS Output high voltage (I <sub>O H</sub> ≠ −5mA)		V <sub>он</sub>	2.4		v
Output low voltage (I <sub>OL</sub> = 4.2mA)		Vol		0.4	V

Note \* : I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

#### MB 8264A-10 FUJITSU MB 8264A-12 MB 8264A-15

# AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) NOTES 1.2.3

Parameter	Symbol	M8 8264A-10		MB 8264A-12		MB 8264A-15		م: سار ا
Farameter		Min	Max	Min	Max	Min	Max	Unit
Time between Refresh	t <sub>REF</sub>		2		2		2	ms
Random Read/Write Cycle Time	t <sub>RC</sub>	190		230		260		ns
Read-Write Cycle Time	t <sub>RWC</sub>	230		265		280		ns
Page Mode Cycle Time	t <sub>PC</sub>	105		120		145		ns
Page Mode Read-Write Cycle Time	tPRWC	135		155		180		ns
Access Time from RAS 4 6	t <sub>RAC</sub>		100		120		150	ns
Access Time from CAS 5 6	t <sub>CAC</sub>		50		60		75	ns
Output Buffer Turn Off Delay	tOFF	0	30	0	35	0	40	ns
Transition Time	t <sub>T</sub>	3	50	3	50	3	50	ns
RAS Precharge Tim	t <sub>RP</sub>	80		100		100		ns
RAS Pulse Width	t <sub>RAS</sub>	100	10000	120	10000	150	10000	ns
RAS Hold Time	t <sub>RSH</sub>	50		60		75		ns
CAS Precharge Time (Page mode only)	t <sub>CP</sub>	45 ·		50		60		ns
CAS Precharge Time (All cycles except page mode)	t <sub>CPN</sub>	20		20		25		ns
CAS Pulse Width	t <sub>CAS</sub>	50	10000	60	10000	75	10000	ns
CAS Hold Time	t <sub>csH</sub>	100		120		150		ns
RAS to CAS Delay Tim	t <sub>RCD</sub>	20	50	20	60	25	75	ns
CAS to RAS Precharge Time	t <sub>CRP</sub>	0		0		0		ns
Row Address Set Up Time	t <sub>ASR</sub>	0		0		0		ns
Row Address Hold Time	t <sub>RAH</sub>	10		10		15		ns
Column Address Set Up Time	t <sub>ASC</sub>	0		0		0		ns
Column Address Hold Time	t <sub>сан</sub>	15		15		20		ns
Read Command Set Up Time	t <sub>RCS</sub>	0		0		0		ns
Read Command Hold Time Referenced to CAS	t <sub>RCH</sub>	0		0		0		ns
Read Command Hold Time Referenced to RAS 💵	t <sub>RRH</sub>	20		20		20		ns
Write Command Set Up Time	t <sub>wcs</sub>	0		0		0		ns
Write Command Hold Time	t <sub>wCH</sub>	20		25		30		ns
Write Command Pulse Width	t <sub>WP</sub>	20		25		30		ns
Write Command to RAS Lead Time	t <sub>RWL</sub>	35		40		45		ns
Write Command to CAS Lead Time	t <sub>CWL</sub>	35		40		45		ns
Data In Set Up Time	t <sub>DS</sub>	0		0		0		ns
Data In Hold Time	t <sub>DH</sub>	20		25		30		ns
CAS to WE Delay	t <sub>CWD</sub>	40		50		60		ns
RAS to WE Delay	t <sub>RWD</sub>	90		1 <b>10</b>		120		ns
RAS Precharge to CAS Hold Time (RAS-only refresh)	t <sub>RPC</sub>	20		20		20		ns

#### MB 8264A-10 MB 8264A-12 MB 8264A-15

#### Notes:


- An initial pause of 200  $\mu$ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- **2** AC characteristics assume  $t_T = 5ns$ .
- V<sub>1H</sub> (min) and V<sub>1L</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>1H</sub> (min) and V<sub>1L</sub> (max).
- Assumes that  $t_{RCD} \leq t_{RCD}$  (max). If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$ exceeds the value shown.
- 5 Assumes that  $t_{BCD} \ge t_{BCD}$  (max).
- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.
- **2** Operation within the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met.  $t_{RCD}$  (max) is specified as a

reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .

- 8  $t_{RCD}$  (min) =  $t_{RAH}$  (min) + 2 $t_T$  ( $t_T$ =5ns) +  $t_{ASC}$  (min)
- $\begin{array}{c} \underbrace{ t_{WCS}, t_{CWD} \ and \ t_{RWD} \ are \ not \ restrictive \ operating \\ parameters. They are included in the data sheet as \\ electrical \ characteristics \ only. If \ t_{WCS} \geqq t_{WCS} \ (min) \\ the \ cycle \ is \ an \ early \ write \ cycle \ and \ the \ data \ out \ pin \\ will \ remain \ open \ circuit \ (high \ impedance) \ throughout \\ entire \ cycle. \end{array}$


If  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.


Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.





1-180














1-182





1-183



### DESCRIPTION

#### Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB 8264A. Eight row-address bits are established on the input pins (A<sub>0</sub> through A<sub>7</sub>) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permite triggering of CAS as soon as the Row Address Hold Time  $(t_{\mathsf{RAH}})$  specification has been satisfied and the address inputs have been changed from row-addresses to columnaddresses.

#### Write Enable:

The read mode or write mode is selected with the WE input. A high on WE selects read mode and low selects write mode. Data input is disabled when read mode is selected.

#### Data Input:

Data is written into the MB 8264A during a write or read-write cycle. The later falling edge of WE or CAS is a strobe for the Data In  $(D_{1N})$  register. In a write cycle, if  $\overline{WE}$  is brought low (write mode) before  $\overline{CAS}$ ,  $D_{1N}$  is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a read-write cycle,  $\overline{WE}$  can be low after  $\overline{CAS}$  has been low and  $\overline{CAS}$  to  $\overline{WE}$  Delay Time  $(t_{CWD})$  has been satisfied. Thus  $D_{1N}$  is strobed by  $\overline{WE}$ , and set-up and hold times are referenced to  $\overline{WE}$ .

#### Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a



high impedance state until  $\overrightarrow{CAS}$  is brought low. In a read cycle, or readwrite cycle, the output is valid after  $t_{RAC}$  from the falling edge of  $\overrightarrow{RAS}$ when  $t_{RCD}$  (max) is satisfied, or after  $t_{CAC}$  from the falling edge of  $\overrightarrow{CAS}$  when the transition occurs after  $t_{RCD}$  (max). Data remains valid until  $\overrightarrow{CAS}$  is returned to a high. In a write cycle the indentical sequence occurs, but data is not valid.

#### Page Mode:

Page-mode operation permits strobing the row-address into the MB 8264A while maintaining RAS at a low throughout all successive memory operations in which the row addresses don't change. Thus the power dissipated by the falling edge of  $\overline{RAS}$  is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row addresses are eliminated.


#### **RAS-only Refresh**


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses  $(A_0 \sim A_6)$  at least every two milliseconds. During refresh, either V<sub>IL</sub> or V<sub>IH</sub> is permitted for A<sub>7</sub>. RAS-only refresh avoids any output during refresh because the output buffer is in a high impedance state unless  $\overline{CAS}$  is brought low. Strobing each of 128 row-addresses with  $\overline{RAS}$  will cause all bits in each row to be refreshed. Further  $\overline{RAS}$ -only refresh results in a substantial reduction in power dissipation.

#### Hidden Refresh:

RAS-only refresh cycle may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding  $\overline{CAS}$  as  $V_{1L}$  from a previous memory read cycle.





# TYPICAL CHARACTERISTICS CURVES




Fig. 6 - OPERATING CURRENT vs SUPPLY VOLTAGE







Fig. 8 – STANDBY CURRENT vs SUPPLY VOLTAGE



1-186





#### MB 8264A-10 MB 8264A-12 FUJITSU MB 8264A-15

6




Fig. 17 - ADDRESS AND DATA INPUT VOLTAGE **vs AMBIENT TEMPERATURE** 





Fig. 19 – RAS, CAS AND WE VOLTAGE VS AMBIENT TEMPERATURE



**vs SUPPLY VOLTAGE** 4.0 T<sub>A</sub> = 25°C V<sub>IH</sub> AND V<sub>IL</sub>, ADDRESS AND DATA INPUT VOLTAGE (V) 3.0 VIH (Min) 2,0 VIL (Max) 1.0 5.5


4.5

Fig. 16 -- ADDRESS AND DATA INPUT VOLTAGE

Fig. 18 - RAS, CAS AND WE INPUT VOLTAGE

5

VCC, SUPPLY VOLTAGE (V)







Fig. 20 — CURRENT WAVE FORM DURING POWER UP

0


50µs/Division

# PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Surfix : -Z)



Standard 16-pin Plastic DIP (Surfix : -P)





# PACKAGE DIMENSIONS

Standard 18-pad Ceramic LCC (Surfix : -TV)

