## MC14531B

## 12-Bit Parity Tree

The MC14531B 12-bit parity tree is constructed with MOS P-channel and N -channel enhancement mode devices in a single monolithic structure. The circuit consists of 12 data-bit inputs (D0 thru D11), and even or odd parity selection input (W) and an output (Q). The parity selection input can be considered as an additional bit. Words of less than 13 bits can generate an even or odd parity output if the remaining inputs are selected to contain an even or odd number of ones, respectively. Words of greater than 12-bits can be accommodated by cascading other MC14531B devices by using the W input. Applications include checking or including a redundant (parity) bit to a word for error detection/correction systems, controller for remote digital sensors or switches (digital event detection/correction), or as a multiple input summer without carries.

- Supply Voltage Range $=3.0 \mathrm{Vdc}$ to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Variable Word Length
- Diode Protection on All Inputs

MAXIMUM RATINGS* (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current (DC or Transient), <br> per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package $\dagger$ | 500 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

* Maximum Ratings are those values beyond which damage to the device may occur. $\dagger$ Temperature Derating:

Plastic "P and D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
Ceramic "L" Packages: $-12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $100^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
LOGIC DIAGRAM


$$
\mathrm{Q}=\mathrm{D} 0 \oplus \mathrm{D} 1 \oplus \mathrm{D} 2 \oplus \cdots \oplus \mathrm{D} 11 \oplus \mathrm{~W}
$$

REV 3
1/94

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

| Characteristic | Symbol | $\begin{aligned} & \text { VDD } \\ & \text { Vdc } \end{aligned}$ | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Typ \# | Max | Min | Max |  |
| Output Voltage <br> "0" Level $V_{\mathrm{in}}=\mathrm{V}_{\mathrm{DD}} \text { or } 0$ <br> "1" Level $V_{\text {in }}=0 \text { or } V_{D D}$ | V OL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| $\begin{array}{\|ll} \hline \text { Input Voltage } & \text { " } 0 \text { " Level } \\ \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \\ & \\ & \\ \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{array}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| $\begin{array}{cl} \hline \text { Output Drive Current } & \\ \left(\mathrm{VOH}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right) & \text { Source } \\ (\mathrm{VOH}=4.6 \mathrm{Vdc}) & \\ \left(\mathrm{VOH}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{VOH}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right) & \end{array}$ | ${ }^{\mathrm{I} O H}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{gathered} -2.4 \\ -0.51 \\ -1.3 \\ -3.4 \end{gathered}$ | $\begin{gathered} -4.2 \\ -0.88 \\ -2.25 \\ -8.8 \end{gathered}$ | - | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | - | mAdc |
| $\begin{aligned} & (\mathrm{VOL}=0.4 \mathrm{Vdc}) \\ & (\mathrm{VOL}=0.5 \mathrm{Vdc}) \\ & (\mathrm{V} \mathrm{OL}=1.5 \mathrm{Vdc}) \end{aligned}$ | IOL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | 1 in | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(V_{\text {in }}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | IDD | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | 5.0 10 20 | - | $\begin{aligned} & 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current** $\dagger$ <br> (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | $I^{\top}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.25 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(0.50 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(0.75 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{I} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |

\#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
${ }^{* *}$ The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
$\dagger$ To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 \mathrm{pF})+\left(C_{L}-50\right) \mathrm{Vfk}
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ in volts, f in kHz is input frequency, and $\mathrm{k}=0.001$.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\text {DD }}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.

## PIN ASSIGNMENT



SWITCHING CHARACTERISTICS* $\left(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | VDD | Min | Typ \# | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Output Rise and Fall Time } \\ & \text { t } \mathrm{TLH}, \mathrm{t} \mathrm{tHL}=(1.6 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \text { t } \mathrm{TLH}, \mathrm{t} \mathrm{tHL}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \text { t } \mathrm{TLH}, \mathrm{t} \mathrm{tHL}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | tTLH, <br> ${ }^{\text {tTHL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} 100 \\ 50 \\ 40 \end{gathered}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| ```Propagation Delay Time Data to Q tPLH, tPHL = (1.7 ns/pF) CL + 355 ns tPLH, tPHL = (0.66 ns/pF) CL + 142 ns tPLH, tPHL = (0.5 ns/pF) CL + 95 ns Odd/Even to Q tPLH, tPHL = (1.7 ns/pF) CL + 165 ns tPLH, tPHL = (0.66 ns/pF) CL + 67 ns tPLH, tPHL = (0.5 ns/pF) CL + 45 ns``` | $\begin{aligned} & \hline \text { tPLH, } \\ & \text { tPHL } \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \\ & \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - - - - | $\begin{aligned} & 440 \\ & 175 \\ & 120 \\ & \\ & 250 \\ & 100 \\ & 70 \end{aligned}$ | $\begin{gathered} 1320 \\ 525 \\ 360 \\ \\ 750 \\ 300 \\ 210 \end{gathered}$ | ns |

* The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
\#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

fin RESPECT TO SYSTEM CLOCK

Figure 1. Dynamic Power Dissipation Signal Waveform


Figure 2. Dynamic Signal Waveforms


## D SUFFIX

PLASTIC SOIC PACKAGE
CASE 751B-05
ISSUE J


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION $0.15(0.006)$ PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE $0.127(0.005)$ TOTAL PROTRUSION SHALL BE 0.127 ( 0.005 )
IN EXCESS OF THE D DIMENSION AT IN EXCESS OF THE D DIMENSION
MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: |
|  | MIN |  | MAX | MIN |  |
| MAX |  |  |  |  |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |
| G | 1.27 |  | BSC | 0.050 BSC |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |
| M | 0 | $7^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ |  |
| P | 5.80 | 6.20 | 0.229 | $7^{\circ} 0.244$ |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and , dt are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609
INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; $8 B$ Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

