FINAL

Am27C64

64 Kilobit (8,192 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

Fast access time


- 45 ns
- Low power consumption
 - 20 µA typical CMOS standby current
- JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% Flashrite[™] programming
 - Typical programming time of 1 second

GENERAL DESCRIPTION

The Am27C64 is a 64-Kbit ultraviolet erasable programmable read-only memory. It is organized as 8K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages as well as plastic one time programmable (OTP) PDIP, and PLCC packages.

Typically, any byte can be accessed in less than 45 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C64 offers separate Output Enable $\overline{(OE)}$ and Chip Enable $\overline{(CE)}$

BLOCK DIAGRAM



Latch-up protected to 100 mA from –1 V to Vcc + 1 V

Advanced Micro

Devices

- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, and 32-pin PLCC packages

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C64 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in a typical programming time of 1 second.


11419D-1

Publication# 11419 Rev. D Amendment /0 Issue Date: May 1995

PRODUCT SELECTOR GUIDE

Family Part No.		Am27C64								
Ordering Part No: Vcc ± 5%								-255		
Vcc ± 10%	-45	-55	-70	-90	-120	-150	-200			
Max Access Time (ns)	45	55	70	90	120	150	200	250		
CE (E) Access Time (ns)	45	55	70	90	120	150	200	250		
\overline{OE} (\overline{G}) Access Time (ns)	30	35	40	40	50	50	50	50		

CONNECTION DIAGRAMS




Notes:

1. JEDEC nomenclature is in parentheses.

PIN DESIGNATIONS

A0–A12	=	Address Inputs
\overline{CE} (\overline{E})	=	Chip Enable
DQ0–DQ7	=	Data Inputs/Outputs
\overline{OE} (\overline{G})	=	Output Enable Input
PGM (P)	=	Program Enable Input
Vcc	=	V _{CC} Supply Voltage
V _{PP}	=	Program Voltage Input
V _{SS}	=	Ground
NC	=	No Internal Connection
DU	=	No External Connection (Don't Use)

LOGIC SYMBOL




Am27C64

11419D-3

ORDERING INFORMATION

UV EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations								
AM27C64-45	DC, DCB, DI, DIB							
AM27C64-55								
AM27C64-70								
AM27C64-90	DC, DCB, DI,							
AM27C64-120	DIB, DE, DEB							
AM27C64-150								
AM27C64-200								
AM27C64-255	DC, DCB, DI, DIB							


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Com	nbinations
AM27C64-55	
AM27C64-70	
AM27C64-90	JC, PC,
AM27C64-120	JC, PC, JI, PI
AM27C64-150	JI, FI
AM27C64-200	
AM27C64-255	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combination.

FUNCTIONAL DESCRIPTION

Erasing the Am27C64

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C64 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C64. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Å—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C64 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C64 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C64 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C64

Upon delivery or after each erasure the Am27C64 has all 65,536 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C64 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the VPP pin, \overline{CE} is at V_{IL} and \overline{PGM} is at V_{IL}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C64. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C64 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C64 may be common. A TTL low-level program pulse applied to an Am27C64 \overline{PGM} input with V_{PP} = 12.75 V ± 0.25 V and \overline{CE} Low will program that Am27C64. A high-level \overline{CE} input inhibits the other Am27C64 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL}, \overline{PGM} at V_{IH}, and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the Am27C64.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C64. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C64, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs to_E after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least t_{ACC}-t_{OE}.

Standby Mode

The Am27C64 has a CMOS standby mode which reduces the maximum V_{CC} current to $100\,\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC}\pm0.3$ V. The Am27C64 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and V_{SS} to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE	SELECT	IABLE	

Mode	Pins	CE	ŌĒ	PGM	A0	A9	V _{PP}	Outputs
Read		VIL	VIL	Х	Х	Х	х	Dout
Output Disable		х	Viн	Х	Х	Х	х	High-Z
Standby (TTL)		Viн	Х	Х	Х	Х	х	High-Z
Standby (CMOS)		$V_{CC}\pm0.3~V$	Х	Х	Х	Х	Х	High-Z
Program		VIL	Х	VIL	Х	Х	Vpp	Din
Program Verify		VIL	VIL	Viн	Х	Х	Vpp	Dout
Program Inhibit		Vih	Х	Х	Х	Х	Vpp	High-Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	x	Vil	Vн	x	01H
	Device Code	VIL	VIL	Х	Vih	VH	Х	15H

Notes:

1. $V_H = 12.0 V \pm 0.5 V$

2. $X = Either V_{IH} or V_{IL}$

3. A1-A8 = A10-A12 = VIL

4. See DC Programming Characteristics for V_{PP} voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products
Ambient Temperature with Power Applied
Voltage with Respect To V_{SS} All pins except A9, V_{PP}, V_{CC} . -0.6 V to V_{CC} + 0.5 V
A9 and V_{PP} $\hdotspace{-0.6}$ V to +13.5 V
V_{CC} \ldots –0.6 V to +7.0 V
Notos

Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Ambient Temperature (T _A) 0°C to +70°C
Industrial (I) Devices Ambient Temperature (T _A)40°C to +85°C
Extended Commercial (E) Devices Ambient Temperature (T _A)55°C to +125°C
Supply Read Voltages V _{CC} for Am27C64-XX5 +4.75 V to +5.25 V
V _{CC} for Am27C64-XX0 +4.50 V to +5.50 V
Operating ranges define those limits between which the func- tionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4)

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	Іон = –400 μА		2.4		V
Vol	Output LOW Voltage	IoL = 2.1 mA		0.45	V	
VIH	Input HIGH Voltage		2.0	V _{CC} + 0.5	V	
VIL	Input LOW Voltage		-0.5	+0.8	V	
١LI	Input Load Current	VIN = 0 V to Vcc		1.0	μΑ	
Ilo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		1.0	μA
			E Devices		5.0	μΛ
Icc1	Vcc Active Current (Note 3)	$\overline{CE} = V_{IL}, f = 10 \text{ MHz},$ $I_{OUT} = 0 \text{ mA}$				mA
Icc2	Vcc TTL Standby Current	CE = VIH	CE = VIH			mA
Іссз	Vcc CMOS Standby Current	$\overline{\text{CE}}$ = Vcc ± 0.3 V		100	μΑ	
IPP1	VPP Current During Read	$\overline{CE} = \overline{OE} = VIL, VPP = VCC$			100	μA


Notes:


1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.

2. Caution: The Am27C64 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.


3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.

 Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.





11419D-5



vs. Temperature

Vcc = 5.5 V, f = 10 MHz

11419D-6

CAPACITANCE

Parameter		Test	CDV028		PL 032		PD 028		
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0	8	10	6	10	5	10	pF
Соит	Output Capacitance	Vout = 0	11	14	8	12	8	10	pF

Notes:

1. This parameter is only sampled and not 100% tested.

2. $T_A = +25^{\circ}C, f = 1 MHz.$

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbols					Am27C64								
JEDEC	Standard	Parameter Description	Test Conditions		-45	-55	-70	-90	-120	-150	-200	-255	Unit
tavqv	tACC	Address to	$\overline{CE} = \overline{OE} =$	Min	_	_	_	_	_	_	_	_	
		Output Delay	VIL	Max	45	55	70	90	120	150	200	250	ns
t ELQV	tCE	Chip Enable to	$\overline{OE} = VIL$	Min	-	_	_	-	_	_	_	1	
		Output Delay		Max	45	55	70	90	120	150	200	250	ns
tGLQV	toe	Output Enable to	CE = VIL	Min	_	_	_	-	_	_	_	1	
		Output Delay		Max	30	35	40	40	50	50	50	50	ns
tehqz	tDF	Chip Enable HIGH or		Min	_	-	_	-	-	_	_	-	
tgнqz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	25	25	25	25	30	30	30	30	ns
taxqx	toн	Output Hold from		Min	0	0	0	0	0	0	0	0	
		Addresses, CE, or OE, whichever occurred first		Max	_	-	-	-	-	-	-	-	ns

Notes:

1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.

2. This parameter is only sampled and not 100% tested.

3. Caution: The Am27C64 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.


4. For the -45, -55 and -70:

Output Load: 1 TTL gate and C_L = 30 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs


SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are \leq 20 ns.




AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 20 ns for -45, -55 and -70.

KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS



11419D-9

Notes:

1. OE may be delayed up to tACC-tOE after the falling edge of the addresses without impact on tACC.

2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.