FAIRCHILD

SEMICONDUCTOR™

August 2001
Revised September 2001

FSTU3253
Dual 4:1 Multiplexer/Demultiplexer Bus Switch with −2V Undershoot Protection

General Description

The Fairchild Switch FSTU3253 is a dual 4:1 high-speed CMOS TTL-compatible multiplexer/demultiplexer bus switch. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

When $\overline{OE}$ is LOW, S_0 and S_1 connect the A Port to the selected B Port output. When $\overline{OE}$ is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

The A and B Ports are protected against undershoot to support an extended range to 2.0V below ground. Fairchild's integrated Undershoot Hardened Circuit (UHC™) senses undershoot at the I/O and responds by preventing voltage differentials from developing and turning the switch on.

Features

- Undershoot hardened to −2.0V
- 4Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See application note AN-5008 and AN-5021 for details on undershoot

Ordering Code:

| Order Number	Package Number	Package Description
FSTU3253M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FSTU3253QSC	MQA16	16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
FSTU3253MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 2001 Fairchild Semiconductor Corporation   DS500475   www.fairchildsemi.com

FSTU3253

Logic Diagram

Connection Diagram

$\overline{OE}_1$	1	16	V_{CC}
S_1	2	15	$\overline{OE}_2$
$1B_4$	3	14	S_0
$1B_3$	4	13	$2B_4$
$1B_2$	5	12	$2B_3$
$1B_1$	6	11	$2B_2$
$1A$	7	10	$2B_1$
GND	8	9	$2A$

Pin Descriptions

Pin Name	Description
$\overline{OE}_1$, $\overline{OE}_2$	Bus Switch Enables
S_0, S_1	Select Inputs
A	Bus A
B_1, B_2, B_3, B_4	Bus B

Truth Table

S_1	S_0	$\overline{OE}_1$	$\overline{OE}_2$	Function
X	X	H	X	Disconnect 1A
X	X	X	H	Disconnect 2A
L	L	L	L	$A = B_1$
L	H	L	L	$A = B_2$
H	L	L	L	$A = B_3$
H	H	L	L	$A = B_4$

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Switch Voltage (V_S)	−2.0V to +7.0V
DC Input Voltage (V_{IN}) (Note 2)	−0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	−50 mA
DC Output (I_{OUT}) Sink Current	128 mA
DC V_{CC}/GND Current (I_{CC}/I_{GND})	+/− 100 mA
Storage Temperature Range (T_{STG})	−65°C to +150 °C

Recommended Operating Conditions (Note 3)

Power Supply Operating (V_{CC})	4.0V to 5.5V
Input Voltage (V_{IN})	0V to 5.5V
Output Voltage (V_{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T_A)	−40 °C to −85 °C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = -40$ °C to +85 °C Min	Typ (Note 4)	Max	Units	Conditions
V_{IK}	Clamp Diode Voltage	4.5			−1.2	V	$I_{IN} = -18$ mA
V_{IH}	High Level Input Voltage	4.0–5.5	2.0			V	
V_{IL}	Low Level Input Voltage	4.0–5.5			0.8	V	
I_I	Input Leakage Current	5.5			±1.0	µA	$0 \le V_{IN} \le 5.5V$
		0			10	µA	$V_{IN} = 5.5V$
I_{OZ}	OFF-STATE Leakage Current	5.5			±1.0	µA	$0 \le A, B \le V_{CC}$
R_{ON}	Switch On Resistance (Note 5)	4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 64$ mA
		4.5		4	7	Ω	$V_{IN} = 0V$, $I_{IN} = 30$ mA
		4.5		8	15	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15$ mA
		4.0		11	20	Ω	$V_{IN} = 2.4V$, $I_{IN} = 15$ mA
I_{CC}	Quiescent Supply Current	5.5			3	µA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I_{CC} per Input	5.5			2.5	mA	One Input at 3.4V Other Inputs at V_{CC} or GND
V_{IKU}	Voltage Undershoot	5.5			−2.0	V	0.0 mA $\ge I_{IN} \ge -50$ mA $\overline{OE} = 5.5V$

Note 4: Typical values are at $V_{CC} = 5.0V$ and $T_A = +25°C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40\ °C$ to $+85\ °C$ $C_L = 50pF$, $RU = RD = 500\Omega$				Units	Conditions	Figure Number
		$V_{CC} = 4.5 - 5.5V$		$V_{CC} = 4.0V$				
		Min	Max	Min	Max			
t_{PHL}, t_{PLH}	Propagation Delay Bus to Bus (Note 6)		0.25		0.25	ns	V_I = OPEN	Figures 2, 3
	Propagation Delay, Select to Bus A	0.5	5.7		6.2			
t_{PZH}, t_{PZL}	Output Enable Time, Select to Bus B	0.5	5.7		6.3	ns	V_I = 7V for t_{PZL} V_I = OPEN for t_{PZH}	Figures 2, 3
	Output Enable Time, I_{OE} to Bus A, B	0.5	4.9		5.4			
t_{PHZ}, t_{PLZ}	Output Disable Time, Select to Bus B	0.5	6.2		6.3	ns	V_I = 7V for t_{PLZ} V_I = OPEN for t_{PHZ}	Figures 2, 3
	Output Disable Time, I_{OE} to Bus A, B	0.5	6.0		6.1			

Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

Capacitance (Note 7)

Symbol		Parameter	Typ	Max	Units	Conditions
C_{IN}		Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
$C_{I/O}$	A Port	Input/Output Capacitance	13		pF	V_{CC}, $\overline{OE} = 5.0V$
	B Port		5		pF	

Note 7: $T_A = +25°C$, f = 1 MHz, Capacitance is characterized but not tested.

Undershoot Characteristic (Note 8)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{OUTU}	Output Voltage During Undershoot	2.5	V_{OH} - 0.3		V	Figure 1

Note 8: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.


FIGURE 1.

Device Test Conditions

Parameter	Value	Units
V_{IN}	see Waveform	V
$R_1 = R_2$	100K	Ω
V_{TRI}	11.0	V
V_{CC}	5.5	V

Transient Input Voltage (V_{IN}) Waveform

AC Loading and Waveforms

Note: Input driven by 50 Ω source terminated in 50 Ω

Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, t_W = 500 ns

FIGURE 2. AC Test Circuit

FIGURE 3. AC Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 – 0.394
(9.804 – 10.00)

16 15 14 13 12 11 10 9

0.228 – 0.244
(5.791 – 6.198)

30°
TYP

LEAD NO.1
IDENT

1 2 3 4 5 6 7 8

0.010 MAX
(0.254)

0.150 – 0.157
(3.810 – 3.988)

0.010 – 0.020
(0.254 – 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 – 0.010
(0.203 – 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 – 0.050
(0.406 – 1.270)
TYP ALL LEADS

0.053 – 0.069
(1.346 – 1.753)

0.004 – 0.010
(0.102 – 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 – 0.020
(0.356 – 0.508) TYP

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A

16   9

0.236±0.008

0.150 – 0.157

1   8

GAGE
PLANE

0°–8°

0.025±0.005

SEATING
PLANE

0.010

DETAIL A
TYPICAL, SCALE: 40%

0.193±0.004
-A-

0.057±0.002

0.063±0.005
TYP

0.004
-C-

0.025 TYP

0.004–0.010 TYP

0.010±0.002 TYP

0.007 0.007 M C A S

45° x 0.013

0.007 – 0.010 TYP

SEE DETAIL A

DIMENSIONS ARE IN INCHES

MQA16 (REV A)

16-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
Package Number MQA16

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

LAND PATTERN RECOMMENDATION

DETAIL A
TYPICAL, SCALE: 40X

MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

www.fairchildsemi.com