
INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC02 January 1990



HILIP

SAA1101

FEATURES

- Programmable to seven standards
- · Additional outputs to simplify signal processing
- Can be synchronized to an external sync. signal
- Option to select the 524/624 line mode instead of the 525/625 line mode
- Lock from subcarrier to line frequency

GENERAL DESCRIPTION

The SAA1101 is a Universal Sync Generator (USG) and is designed for application in video sources such as cameras, film scanners, video generators and associated apparatus. The circuit can be considered as a successor to the SAA1043 sync generator and the SAA1044 subcarrier coupling IC.

QUICK REFERENCE DATA


SYMBOL	PARAMETER		MAX.	UNIT
V _{DD}	supply voltage range (pin 28)	4.5	5.5	V
I _{DD}	quiescent supply current	-	10	μΑ
fosc	clock oscillator frequency	-	24	MHz


ORDERING AND PACKAGE INFORMATION

EXTENDED	PACKAGE						
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE			
SAA1101P	28	DIL	plastic	SOT117 ⁽¹⁾			
SAA1101T	28	SO28	plastic	SOT136A ⁽²⁾			

Notes

- 1. SOT117-1; 1996 December 02.
- 2. SOT136-1; 1996 December 02.





FUNCTIONAL DESCRIPTION

Generation of pulses

Generation of standard pulses such as sync, blanking and burst for TV systems: PAL B/G, PALN, PALM, SECAM and NTSC. In addition a number of non-standard pulses have been supplied to simplify signal processing. These signals include horizontal drive, vertical drive, clamp pulse, identification etc. It is possible to select the 524/624 line mode instead of the 525/625 line mode for all the above TV systems for applications such as robotics, games and computers.

PINNING

SYMBOL	PIN	DESCRIPTION
FSI	1	subcarrier oscillator input, where f _{max} = 5 MHz
FSO	2	subcarrier oscillator output
CS1	3	clock frequency selection - CMOS input
CS0	4	clock frequency selection - CMOS input
OSCI	5	clock oscillator input, where f _{max} = 24 MHz
OSCO	6	clock oscillator output
VLE	7	vertical in-lock enable - CMOS input
PH	8	phase detector output - 3-state output
LM1	9	lock mode selection - CMOS input
LM0	10	lock mode selection - CMOS input
ECS	11	external composite sync. signal - CMOS Schmitt-trigger input
RR	12	frame reset - CMOS Schmitt-trigger input
SI	13	set identification, used to set the correct field sequence in PAL-mode. The correction (inversion of fH2) is done at the left-hand slope of the SI-pulse. Minimum pulse width is 800 ns. CMOS Schmitt-trigger input.
V _{SS}	14	ground
ID	15	identification - push-pull output
BK	16	burst key (PAL/NTSC), chroma-blanking (SECAM) - push-pull output
СВ	17	composite blanking - push-pull output
CS	18	composite sync push-pull output
CLP	19	clamp pulse - push-pull output
WMP	20	white measurement pulse-3-state output
VD	21	vertical drive pulse - push-pull output
HD	22	horizontal drive pulse - push-pull output
NORM	23	used with X, Y and Z to select TV system; NORM = 0, 625/525 line mode (standard); NORM = 1, 624/524 line mode - CMOS input
CLO	24	clock output - push-pull output
Х	25	TV system selection input - CMOS input
Y	26	TV system selection input - CMOS input
Z	27	TV system selection input - CMOS input
V _{DD}	28	voltage supply

SAA1101

Lock modes

The USG offers four lock modes:

- Lock from the subcarrier
- Slow sync. lock, external H_{ref}
- Slow sync. lock, internal H_{ref}
- Fast sync. lock, internal H_{ref}

LOCK FROM SUBCARRIER

Lock from subcarrier to the line frequency for the above mentioned TV systems is given below; the horizontal frequency (f_H) = 15.625 kHz for 625 line systems and 15.734264 kHz for 525 line systems.

SECAM (1 and 2)	282f _H
PALN	229.2516f _H
NTSC (1 and 2)	227.5f _H
PALM	227.25f _H
PAL B/G	283.7516f _H

These relationships are obtained by the use of a phase locked loop and the internal programmed divider chain, see Fig.3(a).

LOCK TO AN EXTERNAL SIGNAL SOURCE

The following methods can be used to lock to an external signal source:

- Sync. lock slow; the line frequency is locked to an external signal. The line and frame information are extracted from the external sync. signal and used separately in the lock system. The line information is used in a phase-locked loop where external and internal line frequencies are compared by the same phase detector as is used for the subcarrier lock. The external frame information is compared with the internal frame in a slow lock system; mismatch of internal and external frames will result in the addition or suppression of one line depending on the direction of the fault. The maximum lock time for frame lock is 6.25 s, see Fig.3(b).
- 2. Sync. lock fast. A fast lock of frames is possible with a frame reset which is extracted out of the incoming external sync. signal, see Fig.3(c).
- 3. Sync. lock with external reference. Lock of an external sync. signal to the line frequency with an external line reference to make possible a shifted lock. The

subcarrier input is, in this case, used as an external input for the horizontal reference, see Fig.3(d).


SELECTION OF LOCK MODE

Lock mode is selected using the inputs LM0 and LM1 as illustrated in the Table below.

LM0	LM1	SELECTION
0	0	lock to subcarrier
0	1	slow sync. lock external H _{ref}
1	0	slow sync. lock internal H _{ref}
1	1	fast sync. lock internal H _{ref}

SAA1101

The different lock modes are illustrated by the following figures:



SAA1101

LOCK WITH HORIZONTAL AND VERTICAL SIGNALS

(slow lock modes only)

It is possible to use horizontal and vertical signals instead of composite sync signals. The connections in this situation are: the external horizontal signal is connected to the ECS input (pin 11) and the vertical signal to the RR input (pin 12). The HIGH time of the horizontal pulse must be less than 14.4 μ s, otherwise it will be detected as being a vertical pulse and will corrupt the vertical slow lock system.

Selection of Clock Frequency

The clock frequency is selected using the CS0 and CS1 inputs as illustrated below.

CS0	CS1	FREQUENCY	625 LINES	525 LINES	UNITS
0	0	160f _H	2.5	2.517482	MHz
0	1	160f _H	5	5.034964	MHz
1	0	960f _H	15	15.104893	MHz
1	1	1440f _H	22.5	22.657340	MHz

Where the horizontal frequency, $f_H = 15.625$ kHz for 625 lines and 15.734264 kHz for 525 lines.

Oscillators

The subcarrier oscillator has FSI as its input and FSO as its output. It is always used as a crystal oscillator with a series resonance crystal with parallel load capacitor. The maximum frequency, $f_{max} = 5$ MHz and the load capacitor, $C_L = 10 < C_L < 35$ pF.

The clock oscillator has OSCI as its input and OSCO as its output. It can be used with an LC oscillator or a series resonance crystal with parallel load capacitor (Fig.4). The maximum frequency, $f_{max} = 24$ MHz and the load capacitor, $C_L = 10 < C_L < 35$ pF.

Selection of 625/525 (standard; interlaced mode) or 624/524 lines (non-interlaced mode)

Selection is achieved using the NORM input. When NORM = 0, 625/525 (standard) lines are selected; when NORM = 1, 624/524 line are selected.


Output Dimensions

All push-pull outputs: standard output 2 mA.

White measurement pulse, WMP: 3-state output 2 mA.

Phase detector, PH: 3-state output 2 mA.

SAA1101



Selection of TV System

Selection of the required TV system is achieved by the X, Y and Z inputs as illustrated by the following Table.

SYSTEM	Х	Y	Z
SECAM1	0	0	0
PALN	0	0	1
NTSC1	0	1	0
PALM	0	1	1
SECAM2	1	0	0 (with identifier)
PAL B/G	1	0	1
NTSC2	1	1	0 (short blanking)

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	-0.5	+7	V
VI	input voltage	-0.5	$V_{DD} + 0.5$ ⁽¹⁾	V
I _I	maximum input current	-	±10	mA
lo	maximum output current	-	±10	mA
I _{DD}	maximum supply current in V _{DD}	-	25	mA
P _{tot}	maximum power dissipation	-	400	mW
T _{stg}	storage temperature range	-55	+150	°C

Note

1. Input voltage should not exceed 7 V.

SAA1101


CHARACTERISTICS


 V_{DD} = 4.5 to 5.5 V; T_{amb} = –25 to +70 $^{\circ}C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	
Supplies	-	-	•	ł	•	
V _{DD}	supply voltage		4.5	-	5.5	V
I _{DD}	supply current (quiescent)	T _{amb} = 25 °C	-	-	10	μA
Inputs				-		
±II	input leakage current	T _{amb} = 25 °C	-	-	100	nA
CMOS COMPATIE	BLE; X, Y, Z, NORM, CS0, CS1, LM0	, LM1 AND VLE			•	-
V _{IH}	input voltage HIGH		0.7V _{DD}	-	-	V
V _{IL}	input voltage LOW		-	-	0.3V _{DD}	V
SCHMITT TRIGG	ER INPUTS; ECS, RR AND SI	•	•		•	•
V _{T+}	positive-going threshold		-	2.5	4	V
V _{T-}	negative-going threshold		1	1.5	-	V
V _H	hysteresis		0.4	1	-	V
OSCILLATOR INF	PUTS; OSCI AND FSI					
V _{IH}	input voltage HIGH		0.7V _{DD}	-	-	V
V _{IL}	input voltage LOW		-	-	0.3V _{DD}	V
Outputs						
PUSH-PULL OUT	PUTS; CB, CS, BK, ID, HD, VD, CLF	P AND CLO				
V _{OH}	output voltage HIGH	$-I_0 = 2 \text{ mA}; V_{DD} = 5 \text{ V}$	4.5	_	-	V
V _{OL}	output voltage LOW	I _O = 2 mA; V _{DD} = 5 V	_	_	0.5	V
OSCILLATOR OU	TPUTS; OSCO AND FSO		1	1	1	
V _{OH}	output voltage HIGH	$-I_{O} = 0.75 \text{ mA}; V_{DD} = 5 \text{ V}$	4.5	_	-	V
V _{OL}	output voltage LOW	$I_0 = 0.75 \text{ mA}; V_{DD} = 5 \text{ V}$	-	-	0.5	V
3-STATE OUTPU	TS; WMP AND PH	•	•	•	•	-
V _{OH}	output voltage HIGH	$-I_{O} = 2 \text{ mA}; V_{DD} = 5V$	4.5	-	-	V
V _{OL}	output voltage LOW	I _O = 2 mA; V _{DD} = 5V	-	-	0.5	V
±I _{OZ}	OFF-state current	T _{amb} = 25 °C	-	-	50	nA

OUTPUT WAVEFORMS

The output waveforms for the different modes of operation are illustrated by Figs 5 and 6.





January 1990

 $\stackrel{\frown}{\simeq}$

Product specification

Philips Semiconductors

SAA1101

WAVEFORM TIMING

The waveform timing depends on the frequency of the oscillator input (f_{OSCI}). This is illustrated in the table below as the number (N) of oscillations at OSCI. The timings are derived from N × $t_{OSCI} \pm 100$ ns.

One horizontal scan (H) = $320 \times t_{OSCI} = 1/f_{H}$.

Where t_{OSCI} = 200 ns for PAL/SECAM and 198.6 ns for NTSC/PAL-M

SYMBOL	PARAMETER	PAL	NTSC	PAL-M	SECAM	UNIT	N
Composite	e sync (CS)				•		1
t _{WSC1}	horizontal sync pulse width	4.8	4.77	4.77	4.8	μs	24
t _{WSC2}	equalizing pulse width	2.4	2.38	2.38	2.4	μs	12
t _{WSC3}	serration pulse width	4.8	4.77	4.77	4.8	μs	24
_	duration of pre-equalizing pulses	2.5	3	3	2.5	н	-
-	duration of post-equalizing pulses	2.5	3	3	2.5	Н	_
_	duration of serration pulses	2.5	3	3.5	2.5	н	-
Composite	e blanking (CB)						
HORIZON	TAL BLANKING PULSE	WIDTH					
t _{WCB}	PAL/SECAM/PAL-M	12	-	11.12	12	μs	60
t _{WCB}	NTSC1	_	11.12	-	-	μs	56
t _{WCB}	NTSC2	_	10.53 (note1)	-	_	μs	53
FRONT PC	DRCH						
t _{PCBCS}	front porch	1.6	1.59	1.59	1.6	μs	8
DURATION	N OF VERTICAL BLAN	KING					
_	PAL/SECAM/PAL-M	25H + t _{WCB}	_	21H + t _{WCB}	25H + t _{WCB}	_	_
-	NTSC1	_	21H + t _{WCB}	_	_	_	-
_	NTSC2	_	19H + t _{WCB}	-	-	_	_
Burst key	(BK) (not SECAM)		•	•			
t _{WBK}	burst key pulse width	2.4	2.38	2.38	_	μs	12
t _{PCSBK}	CS to burst key delay	5.6	5.56	5.76	_	μs	28
	burst suppression	9	9	11		н	_
POSITION	OF BURST SUPPRES	SION					
_	first half picture	H623 to H6	H523 to H6	H523 to H8	_	_	_
_	second half picture	H310 to H318	H261 to H269	H260 to H270	-	_	-
_	third half picture	H622 to H5	H523 to H6	H522 to H7	-	_	_
	fourth half picture	H311 to H319	H261 to H269	H259 to H269	_	_	_

SAA1101


SYMBOL	PARAMETER	PAL	NTSC	PAL-M	SECAM	UNIT	N
Burst key	(BK) (SECAM)	1	1		1		
t _{WBK}	chroma pulse width	_	-	_	7.2	μs	36
t _{PBKCS}	CS to chroma delay	_	_	_	1.6	μs	8
DURATIO	N OF VERTICAL BLAN	IKING	•	•	1	•	-
-	SECAM1	-	-	_	note 2	-	-
_	SECAM2	-	_	_	note 3	_	-
Clamp pu	lse (CLP)	·					•
t _{WCLP}	clamp pulse width	2.4	2.38	2.38	2.4	μs	12
t _{PCSCLP}	CS to CLP delay	1.6	1.59	1.59	1.6	μs	8
Horizonta	l drive (HD)	1				1	
t _{WHD}	pulse width	7.2	7.15	7.15	7.2	μs	36
t _{PHDCS}	CS to HD delay	0.8	0.79	0.79	0.8	μs	4
_	repetition period	64	63.56	63.56	64	μs	-
Vertical di	rive (VD)						•
_	VD duration	10	6	6	10	Н	-
t _{PVDCS}	CS to VD delay	1.6	1.59	1.59	1.6	μs	8
White mea	asurement pulse (WM	P)					
-	pulse width	2.4	2.38	2.38	2.4	μs	12
_	CS to WMP delay	34.4	34.16	34.16	34.4	μs	172
_	duration of WMP	10	9	9	10	н	-
POSITION	OF WMP	•					
_	first half picture	H163 to H173	H134 to H143	H134 to H143	H163 to H173	-	-
_	second half picture	H475 to H485	H396 to H405	H396 to H405	H475 to H485	_	-
Identificat	ion (ID)	·					•
t _{WID}	pulse width	12	11.12	11.12	12	μs	60
t _{PIDCS}	CS to ID delay	1.6	1.59	1.59	1.6	μs	8
POSITION	OF ID	·					·
_	first half picture	H7 to H15	H8 to H22	H8 to H22	H7 to H15	-	-
-	second half picture	H320 to H328	H271 to H285	H271 to H285	H320 to H328	_	-

Notes to the characteristics

1. Horizontal blanking pulse width for NTSC2 can be 11.12 μs maximum


2. SECAM1, first half picture: $25H + t_{WBK}$ except H320 to H328. Second half picture: $24.5H + t_{WBK}$ except H7 to H15.

3. SECAM2, first half picture: $25H + t_{WBK}$. Second half picture: $24.5H + t_{WBK}$.



PACKAGE OUTLINES

DIP28: plastic dual in-line package; 28 leads (600 mil)




Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT117-1	051G05	MO-015AH			$\blacksquare $	-92-11-17 95-01-14	

SAA1101

SOT117-1



January 1990

SAA1101

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\,max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300 \,^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Product specification

SAA1101

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.