

TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

# TA1300AN


## A DEFLECTION PROCESSOR IC FOR MULTI POINT FREQUENCIES SCANNING CTV

TA1300AN is a deflection processor for multi frequencies scanning TV.

TA1300AN provides sync and deflection processing of horizontal and vertical sync for HDTV format signal and double scanning signal of PAL/NTSC.

These functions are integrated in a 24 pin dual-in-line shrink-type plastic package.

TA1300AN provides I<sup>2</sup>C bus interface, so various functions and controls are adjustable via the bus.



Weight : 1.22 g (Typ.)


### FEATURES

- Horizontal frequency detection circuit (15.75 kHz / 31.5 kHz / 33.75 kHz)
- Vertical frequency detection circuit (480I / 480P / 1080I / 1080P / PAL 100 Hz / NTSC 120 Hz)
- Clamping pulse and black peak detection stopping pulse output circuit
- Horizontal and vertical blanking pulse output circuit
- Horizontal output circuit
- Vertical pulse output circuit (VP output)
- Accepts 3-level sync for Japan HDTV (2-input) / Accepts both negative and positive HD and VD (2-input)
- Horizontal and vertical input frequency counter circuit
- Horizontal or composite-sync output / Vertical sync output
- Mask for the copy guard signal

980910EBA1





- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.









BLOCK DIAGRAM








TERMINAL FUNCTIONS

| PIN No. | PIN NAME      | FUNCTION  | INTERFACE CIRCUIT | INPUT / OUTPUT SIGNAL |
|---------|---------------|---|-------------------|-----------------------|
| 1       | HD2 input     | Input the horizontal synchronizing signal. Its polarity correspond to both positive and negative.                   |                   |                       |
| 2       | VD2 input     | Input the vertical synchronizing signal. Its polarity correspond to both positive and negative.                     |                   |                       |
| 3       | HD1 input     | Input the horizontal synchronizing signal from UP-CONVERTER. Its polarity correspond to both positive and negative. |                   |                       |
| 4       | VD1 input     | Input the vertical synchronizing signal from UP-CONVERTER. Its polarity correspond to both positive and negative.   |                   |                       |
| 5       | GND1 (Analog) | The GND pin for Analog circuit blocks.  | —                 | —                     |
| 6       | AFC filter    | Connect the filter for horizontal AFC. The frequency of the horizontal output is varied by the voltage at this pin. |                   | DC                    |

| PIN No. | PIN NAME           | FUNCTION   | INTERFACE CIRCUIT  | INPUT / OUTPUT SIGNAL   |
|---------|--------------------|--|--|---|
| 7       | HVCO               | Connect the ceramic oscillator for horizontal oscillation. The oscillator to be used is CSB503F30, made by MURATA electronics.   |    | —   |
| 8       | VCC                | The VCC pin. Connect 9 V (TYP.).   | —  | —   |
| 9       | H curve correction | Used to correct distortion of picture in the case of high-tension fluctuation. Input the AC component of high-tension fluctuation. Not to use the distortion correction feature, connect a capacitor between this pin and GND. |   | DC : 2.5 V  |
| 10      | FBP input          | Input FBP for horizontal AFC.  |  |  |

| PIN No. | PIN NAME       | FUNCTION  | INTERFACE CIRCUIT  | INPUT / OUTPUT SIGNAL   |
|---------|----------------|---|--|---|
| 11      | BLK output     | Horizontal and vertical blanking pulse output pin.  |    |    |
| 12      | SCP output     | SCP (Sand Castle Pulse) output pin. The output signal consists of clamp pulse, horizontal blanking pulse and vertical blanking pulse. |   |    |
| 13      | SCP input      | Input the SCP signal from UP-CONVERTER. The components are clamp, horizontal and vertical blanking pulses. If no-use, connect to GND. |  |  |
| 14      | GND2 (Digital) | The GND pin for Logic blocks.   | —  | —   |
| 15      | H OUT          | Horizontal output pin. This pin is open-collector system.   |  |  |

| PIN No. | PIN NAME                | FUNCTION   | INTERFACE CIRCUIT  | INPUT / OUTPUT SIGNAL   |     |           |       |          |       |           |       |        |     |  |
|---------|-------------------------|--|--|---|-----|-----------|-------|----------|-------|-----------|-------|--------|-----|--|
| 16      | SDA                     | The SDA pin for I <sup>2</sup> C BUS.  |    | —   |     |           |       |          |       |           |       |        |     |  |
| 17      | SCL                     | The SCL pin for I <sup>2</sup> C BUS.  |    | —   |     |           |       |          |       |           |       |        |     |  |
| 18      | HORIZONTAL FREQUENCY SW | Switches between the horizontal frequencies. If H-freq is controlled by the BUS, open this pin. Pin-control has the priority over the BUS selection. |  | <p>Output (When BUS control) ;</p> <p>00 (15.75 k) : DC9 V</p> <p>01 (31.5 k) : DC6 V</p> <p>10 (33.75 k) : DC3 V</p> <p>Input (When pin control) ;</p> <table border="1" data-bbox="1211 1245 1406 1388"> <tr> <td>9 V</td> <td>15.75 kHz</td> </tr> <tr> <td>7.5 V</td> <td>31.5 kHz</td> </tr> <tr> <td>4.5 V</td> <td>33.75 kHz</td> </tr> <tr> <td>1.5 V</td> <td>No Use</td> </tr> <tr> <td>0 V</td> <td></td> </tr> </table> | 9 V | 15.75 kHz | 7.5 V | 31.5 kHz | 4.5 V | 33.75 kHz | 1.5 V | No Use | 0 V |  |
| 9 V     | 15.75 kHz               |  |  |   |     |           |       |          |       |           |       |        |     |  |
| 7.5 V   | 31.5 kHz                |  |  |   |     |           |       |          |       |           |       |        |     |  |
| 4.5 V   | 33.75 kHz               |  |  |   |     |           |       |          |       |           |       |        |     |  |
| 1.5 V   | No Use                  |  |  |   |     |           |       |          |       |           |       |        |     |  |
| 0 V     |                         |  |  |   |     |           |       |          |       |           |       |        |     |  |
| 19      | SYNC2 input             | Input a signal to separate sync signal. Input signal through a capacitor.  |  | <p>White 100% = 1 V<sub>p-p</sub></p>    |     |           |       |          |       |           |       |        |     |  |

| PIN No. | PIN NAME              | FUNCTION   | INTERFACE CIRCUIT | INPUT / OUTPUT SIGNAL                         |
|---------|-----------------------|--|-------------------|---|
| 20      | DAC1 (V. SYNC output) | DAC1 or vertical synchronizing signal output pin. This pin is open-collector system.                 |                   | DC or V SYNC                                  |
| 21      | SYNC1 input           | Input a signal to separate sync signal. Input signal through a capacitor.                            |                   | White 100% = 1 V <sub>p-p</sub><br><br>or<br> |
| 22      | VP output             | Vertical pulse output pin.   |                   |   |
| 23      | DAC2 (H. SYNC output) | DAC2, horizontal sync signal or composite sync signal output pin. This pin is open-collector system. |                   | DC or H SYNC                                  |
| 24      | DAC3 output           | DAC3 output pin. This pin is open-collector system.  |                   | DC  |

**BUS CONTROL MAP**

WRITE MODE

SLAVE ADDRESS : 48H (01001000)

| SUB-ADDRESS | D7                    | D6     | D5     | D4      | D3          | D2   | D1       | D0      | Preset |      |
|-------------|-----------------------|--------|--------|---------|-------------|------|----------|---------|--------|------|
|             | MSB                   |        |        |         |             |      |          | LSB     | MSB    | LSB  |
| 00          | H-FREQUENCY           |        | H-DUTY | DAC1    | DAC2        | DAC3 | TEST     |         | 1000   | 0000 |
| 01          | HORIZONTAL POSITION   |        |        |         |             |      |          | HBP-PHS | 1000   | 0000 |
| 02          | HBL-PHS               | SCP-SW |        | CLP-PHS | FREQ DET SW |      | INPUT SW |         | 0000   | 0000 |
| 03          | V BLANKING STOP PHASE |        |        |         | V-FREQUENCY |      |          |         | 1000   | 0000 |

READ MODE

SLAVE ADDRESS : 49H (01001001)

|   | D7     | D6              | D5 | D4 | D3 | D2 | D1 | D0  |
|---|--------|-----------------|----|----|----|----|----|-----|
|   | MSB    |                 |    |    |    |    |    | LSB |
| 0 | PONRES | V FREQUENCY DET |    |    |    |    |    |     |
| 1 | H-OUT  | H FREQUENCY DET |    |    |    |    |    |     |

**BUS CONTROL FUNCTION**

WRITE MODE (\* : Preset)

- H-FREQUENCY (Horizontal oscillation frequency)
 

The horizontal frequency switch. The status of pin 18 has priority over the BUS selection.

(00) ; 15.75 kHz (01) ; 31.5 kHz \*(10) ; 33.75 kHz (11) ; Don't use.
- H-DUTY (H-out duty)
 

H-out duty switch.

\*(0) ; 41% (1) ; 47%
- DAC1, 2, 3 (DAC control switch)
 

1 bit DAC control switch (open-collector).

\*(0) ; OPEN (high) (1) ; ON (low)
- TEST (Test mode)
 

Switching outputs of DAC 1/2/3 and IC test mode for the shipping.

\*(00) ; DAC outputs are active as 1 bit DAC.

(01) ; V.SYNC from V.SYNC count SW circuit is output to DAC1.  
H.SYNC/C.SYNC from H.SYNC count SW circuit is output to DAC2.  
DAC3 is active as DAC.

(10) ; H.SYNC/C.SYNC from H.SYNC count SW circuit is output to DAC2  
DAC1/3 is active as DAC.

(11) ; IC test mode for the shipping.
- HORIZONTAL POSITION (Horizontal picture position)
 

Adjust horizontal picture position. HD is output 0.5 μs later than the input FBP when the BUS data is center value.

(0000000) ; - 10.5% (H periodically)

\*(1000000) ; 0%

(11111111) ; + 10.5%



- HBP-PHS (Horizontal black peak detection pulse phase)  
When SCP SW data is (00), the phase of H-BPP (horizontal black peak detection stopping pulse) which is output from pin 12 can be switched.  
\*(0) ; from 6.3% forward to 6.3% later of FBP  
(1) ; from 3.5% forward to 3.5% later of FBP
- HBL-PHS (Horizontal blanking start phase)  
Change the H-BLK start phase. H-BLK is output from pin 11.  
\*(0) ; the phase is same as FBP (1) ; 4% forward of horizontal period from FBP phase
- SCP-SW (SCP mode switch)  
SCP output from pin 12 is switched.  
\*(00) ; IC internal mode (CP + BPP)  
(01) ; IC internal mode (only CP)  
(10) ; CP is IC internal pulse (CP + external BPP)  
(11) ; External input  
  
Note) External input is the pulse from pin 13.
- CLP PHS (Clamp pulse phase change)  
When SCP SW data is (00), (01) or (10), the CP phase can be changed.  
If no-signal inputs, the CP will be output 1.2  $\mu\text{s}$  (4.2%) later than FBP start phase and its width will be 0.8  $\mu\text{s}$  (2.7%) automatically.  
\*(0) ; 0.92  $\mu\text{s}$  (3.1%) later than HD stop phase, 0.74  $\mu\text{s}$  (2.5%) width  
(1) ; 0.24  $\mu\text{s}$  (0.8%) later than HD stop phase, 0.71  $\mu\text{s}$  (2.4%) width
- FREQ DET SW (switching inputs for horizontal and vertical frequency counter)  
Switching input signals for horizontal and vertical frequency counter. This SW acts independently from INPUT SW mode and the result is output as Read BUS data.  
\*(00) ; SYNC1 input (01) ; HD1 / VD1 inputs (10) ; HD2 / VD2 inputs (11) ; SYNC2 input
- INPUT SW (input switch)  
Switch input signals.  
\*(00) ; HD1 / VD1 inputs (01) ; HD2 / VD2 inputs (10) ; SYNC1 input (11) ; SYNC2 input

- V BLANKING STOP PHASE [V-BLK P] (vertical BLK phase switch)  
Change the V-BLK stop phase  
(00000) ; 17H \*(10000) ; 33H (11110) ; 47H (11111) ; Internal V-BLK OFF
- V-FREQUENCY (Vertical free-run frequency (pull-in range))  
Set the vertical frequency pull-in range, V-STOP and Vertical black peak detection phase. It can be pulled in from 49H later than Vertical signal input.  
Vertical black peak detection stop phase is 20H later than V-BLK P. However, when this data is (010), it is 50H later than vertical signal.

|        | Pull-in range | V black peak detection pulse phase | V-BLK start phase     | Ref./V (H) frequency                                 |
|--------|---------------|------------------------------------|-----------------------|--|
| *(000) | 49~1281H      | V-BLK P + 20~1100H                 | VP output start phase | 1080P / 30 Hz (33.75 kHz)                            |
| (001)  | 49~849H       | V-BLK P + 20~730H                  |                       | 720P / 60 Hz (45 kHz)                                |
| (010)  | 49~637H       | 50~545H                            | 512H                  | Compression / 60 Hz (33.75 kHz)                      |
| (011)  | 49~637H       | V-BLK P + 20~545H                  | VP output start phase | 1080I / 60 Hz (33.75 kHz)                            |
| (100)  | 49~613H       | V-BLK P + 20~500H                  |                       | 480P / 60 Hz (31.5 kHz)                              |
| (101)  | 49~363H       | V-BLK P + 20~290H                  |                       | PAL/SECAM / 100 Hz (31.5 kHz),<br>50 Hz (15.625 kHz) |
| (110)  | 49~307H       | V-BLK P + 20~240H                  |                       | NTSC / 60 Hz (15.734 kHz),<br>120 Hz (31.5 kHz)      |
| (111)  | VP Stop       | —                                  | —                     | —  |

#### READ MODE

- PONRES (POWER ON RESET)  
0 ; Status was read (on and after second data read)  
1 ; Just after power-on (first data read)
- H-OUT (H-OUT self-check result)  
H-out signal exist or not.  
0 ; No-signal            1 ; Exist
- V FREQ DET (Vertical frequency of SYNC or VD input which is selected by FREQ DET SW)  
000000~0001100 ; No-VD signal  
0001101 ; nearly 162 Hz  
1111111 ; 16.5 Hz

How to calculate the vertical frequency (X) ;

Decimalize V-FREQ DET READ data and the result is called Y.

If H-FREQUENCY is 15.75 kHz or 31.5 kHz, Z = 476.2  $\mu$ s.

If H-FREQUENCY is 33.75 kHz or 45 kHz, Z = 474.1  $\mu$ s.

$$\text{Vertical frequency (X)} = 1 \div (Y \times Z) \text{ [Hz]}$$

The error of Y is from +1 to -0. When the vertical frequency is more than approximate 162 Hz, it is not able to be measured exactly.

The time constant to separate V.SYNC from integrated C.SYNC is 9  $\mu$ s. (error :  $\pm 1 \mu$ s)

- H FREQ DET (Horizontal frequency of SYNC or HD input which is selected by FREQ DET SW)  
0000000 ; No-signal      1111111 ; more than 53 kHz

How to calculate the horizontal frequency (X) ;

X, Y and Z are defined in the same way as the case of vertical frequency.

$$\text{Horizontal frequency (X)} = Y \div (5 \times Z) \text{ [kHz]}$$

The error of Y is from +1 to -0. When the horizontal frequency is more than approximate 53 kHz, it is not able to be measured exactly.

When V-SYNC or VD does not input, the horizontal frequency is not measured and the DATA became 0000000.

Note) The start trigger for frequency counting is ACK of 2nd byte in BUS read mode.


The counting period is between first V-sync (VD) and second V-sync (VD) after the trigger. we recommend that the BUS reading interval is more than 3 V because the BUS read data is stable.

**DATA TRANSFER FORMAT VIA I<sup>2</sup>C BUS**


SLAVE ADDRESS : 48H (01001000)

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | W/R |
|----|----|----|----|----|----|----|-----|
| 0  | 1  | 0  | 0  | 1  | 0  | 0  | 0/1 |


**Start and stop condition**




**Bit transfer**




**Acknowledge**




Data transmit format 1



Data transmit format 2




Data receive format



At the moment of the first acknowledge, the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter. This acknowledge is still generated by the slave.

The Stop condition is generated by the master.

Optional data transmit format : Automatic increment mode



In this transmission method, data is set on automatically incremented sub-address from the specified sub-address.

Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

**MAXIMUM RATINGS** (Ta = 25°C)

| ITEM                                   | SYMBOL              | RATING   | UNIT             |
|--|---------------------|----------|------------------|
| SUPPLY VOLTAGE                         | V <sub>CCmax</sub>  | 12       | V                |
| MAXIMUM INPUT VOLTAGE                  | einmax              | 9        | V <sub>p-p</sub> |
| POWER CONSUMPTION                      | P <sub>D</sub> (*1) | 1250     | mW               |
| POWER CONSUMPTION REDUCTION RATIO (*1) | 1 / Qja             | - 10     | mW / °C          |
| OPERATING TEMPERATURE                  | T <sub>opr</sub>    | - 20~65  | °C               |
| STORAGE TEMPERATURE                    | T <sub>stg</sub>    | - 55~150 | °C               |

(\*1) : Refer to the figure below.




Fig. P<sub>D</sub>-Ta curve

**RECOMMENDED OPERATING CONDITION**

| CHARACTERISTICS                         | CONTENT  | MIN. | TYP. | MAX. | UNIT             |
|---|--|------|------|------|------------------|
| POWER SUPPLY VOLTAGE (V <sub>CC</sub> ) | Pin 8  | 8.7  | 9.0  | 9.3  | V                |
| HD1, HD2 Input Level                    | Pin 3, 1   | 2.0  | 5.0  | —    | V <sub>p-p</sub> |
| VD1, VD2 Input Level                    | Pin 4, 2   | 2.0  | 5.0  | —    |                  |
| SYNC1, SYNC2 Input Level                | Pin 21, 2, White 100% : include Sync (Negative Sync) | 0.9  | 1.0  | 1.1  |                  |
| FBP Input Current                       | Pin 10   | —    | 1.0  | 2.0  | mA               |
| DAC1, DAC2, DAC3                        | Pin 19, 23, 24                                       | —    | 0.5  | 1.0  |                  |
| H-OUT Input Current                     | Pin 15   | —    | 8    | 15   |                  |

**CURRENT CONSUMPTION**

(V<sub>CC</sub> = 9 V and Ta = 25°C, unless otherwise specified)

| Pin NAME        | SYMBOL          | TEST CIRCUIT | MIN. | TYP. | MAX. | UNIT |
|-----------------|-----------------|--------------|------|------|------|------|
| V <sub>CC</sub> | I <sub>CC</sub> | —            | 35   | 42   | 49   | mA   |

## PIN VOLTAGE

| No. | CHARACTERISTICS    | SYMBOL | TEST CIRCUIT | MIN. | TYP. | MAX. | UNIT |
|-----|--------------------|--------|--------------|------|------|------|------|
| 1   | HD2 Input          | V1     | —            | 0.00 | 0.05 | 0.20 | V    |
| 2   | VD2 Input          | V2     | —            | 0.00 | 0.05 | 0.20 |      |
| 3   | HD1 Input          | V3     | —            | 0.00 | 0.05 | 0.20 |      |
| 4   | VD2 Input          | V4     | —            | 0.00 | 0.05 | 0.20 |      |
| 7   | HVCO               | V7     | —            | 4.70 | 5.00 | 5.30 |      |
| 9   | H Curve Correction | V9     | —            | 2.30 | 2.50 | 2.70 |      |
| 13  | SCP Input          | V13    | —            | 0.00 | 0.40 | 0.80 |      |
| 19  | SYNC2 Input        | V19    | —            | 1.80 | 2.00 | 2.20 |      |
| 21  | SYNC1 Input        | V21    | —            | 1.80 | 2.00 | 2.20 |      |

## AC CHARACTERISTICS

## HORIZONTAL BLOCK

| ITEM                                       | SYMBOL                | TEST CONDITION | MIN  | TYP  | MAX  | UNIT             |
|--|-----------------------|----------------|------|------|------|------------------|
| Sync1/2 input horizontal sync phase        | S1PH/2PH              | (Note HA01)    | 0.55 | 0.65 | 0.75 | $\mu\text{s}$    |
| HD1/2 input horizontal sync phase          | HD1PH/2PH             | (Note HA02)    | 0.58 | 0.68 | 0.78 |                  |
| Polarity distinction active range          | HD DUTY1              | (Note HA03)    | —    | 0.5  | 2.0  | %                |
|  | HD DUTY2              |                | 62   | 67   | 72   |                  |
|  | HD DUTY3              |                | —    | 99.5 | 98   |                  |
|  | HD DUTY4              |                | 47.5 | 52.5 | 57.5 |                  |
| Sync1/2 input threshold amplitude          | V <sub>th</sub> S1/2  | (Note HA04)    | 0.04 | 0.07 | 0.1  | V <sub>p-p</sub> |
| HD1/2 input threshold voltage              | V <sub>th</sub> HD1/2 | (Note HA05)    | 0.7  | 0.8  | 0.9  |                  |
| Horizontal phase adjustment variable range | $\Delta\text{HSFT} -$ | (Note HA06)    | 9.5  | 10.5 | 11.5 | %                |
|  | $\Delta\text{HSFT} +$ |                | 9.5  | 10.5 | 11.5 |                  |
| H curve correction variable range          | $\Delta\text{H}\#9$   | (Note HA07)    | 2.9  | 3.4  | 3.9  | %                |
| Clamp pulse phase / width / level          | CP <sub>S0</sub>      | (Note HA08)    | 2.4  | 3.1  | 3.8  | V                |
|  | CP <sub>W0</sub>      |                | 2.0  | 2.5  | 3.0  |                  |
|  | CP <sub>V0</sub>      |                | 4.7  | 5.0  | 5.3  | %                |
|  | CP <sub>S1</sub>      |                | 0    | 0.8  | 1.5  |                  |
|  | CP <sub>W1</sub>      |                | 1.9  | 2.4  | 2.9  | V                |
|  | CP <sub>V1</sub>      |                | 4.7  | 5.0  | 5.3  |                  |
|  | CP <sub>S2</sub>      |                | 3.2  | 4.2  | 5.2  | %                |
|  | CP <sub>W2</sub>      |                | 2.2  | 2.7  | 3.2  |                  |
| Black peak detection pulse phase / level   | HB <sub>P</sub> S0a   | (Note HA09)    | 4.3  | 6.3  | 8.3  | %                |
|  | HB <sub>P</sub> W0b   |                | 4.3  | 6.3  | 8.3  |                  |
|  | HB <sub>P</sub> V0    |                | 2.2  | 2.5  | 2.8  | V                |
|  | HB <sub>P</sub> S1a   |                | 1.5  | 3.5  | 5.5  |                  |
|  | HB <sub>P</sub> W1b   |                | 1.5  | 3.5  | 5.5  | %                |
|  | HB <sub>P</sub> V1    |                | 2.2  | 2.5  | 2.8  |                  |

| ITEM   | SYMBOL             | TEST CONDITION                             | MIN   | TYP    | MAX   | UNIT |
|--|--------------------|--|-------|--------|-------|------|
| Horizontal blanking pulse phase / width / level            | HBLKS0a            | (Note HA10)                                | 0     | 0      | 0.3   | %    |
|  | HBLKS0b            |  | 0     | 0.1    | 0.3   |      |
|  | HBLKV0             |  | 4.7   | 5.0    | 5.3   |      |
|  | HBLKS1a            |  | 2     | 4      | 6     | %    |
|  | HBLKS1b            |  | 0     | 0.1    | 0.3   |      |
|  | HBLKV1             |  | 4.7   | 5.0    | 5.3   |      |
| FBP input threshold  | V <sub>thFBP</sub> | (Note HA11)                                | 0.8   | 1.0    | 1.2   |      |
| Delayed HD pulse width                                     | W <sub>dHD</sub>   | (Note HA12)                                | 0.9   | 1.1    | 1.3   | μs   |
| AFC phase detection current                                | ID1 / 2            | (Note HB01)                                | 310   | 385    | 460   | μA   |
|  | ID3 / 4            |  | 520   | 650    | 780   |      |
| HVCO oscillation start voltage                             | V <sub>VCO</sub>   | Monitor pin 7,<br>V <sub>CC</sub> voltage  | 3.9   | 4.2    | 4.5   | V    |
| H-OUT start voltage  | V <sub>HON</sub>   | Monitor pin 15,<br>V <sub>CC</sub> voltage | 5.3   | 5.6    | 5.9   |      |
| H-OUT pulse duty   | TH00A              | (Note HB02)                                | 39    | 41     | 43    | %    |
|  | TH01A              |  | 38    | 40     | 42    |      |
|  | TH10A              |  | 38    | 40     | 42    |      |
|  | TH00B              |  | 45    | 47     | 49    |      |
|  | TH01B              |  | 44.5  | 46.5   | 48.5  |      |
|  | TH10B              |  | 45    | 47     | 49    |      |
| Horizontal free-run frequency                              | F00                | (Note HB03)                                | 15.59 | 15.75  | 15.91 | kHz  |
|  | F01                |  | 31.19 | 31.5   | 31.82 |      |
|  | F10                |  | 33.41 | 33.75  | 34.09 |      |
|  | F50                |  | 15.47 | 15.625 | 15.78 |      |
| Horizontal oscillation frequency variable range            | F00MIN             | (Note HB04)                                | 14.48 | 14.78  | 15.08 | kHz  |
|  | F00MAX             |  | 16.37 | 16.70  | 17.03 |      |
|  | F01MIN             |  | 28.97 | 29.56  | 30.15 |      |
|  | F01MAX             |  | 32.72 | 33.39  | 34.06 |      |
|  | F10MIN             |  | 30.91 | 31.54  | 32.17 |      |
|  | F10MAX             |  | 34.91 | 35.62  | 36.33 |      |
|  | F50MIN             |  | 14.47 | 14.77  | 15.07 |      |
|  | F50MAX             |  | 16.36 | 16.69  | 17.02 |      |
| Horizontal oscillation control sensitivity                 | BH00               | (Note HB05),<br>Hz / 0.1 V                 | 240   | 300    | 360   | —    |
|  | BH01               |  | 480   | 600    | 720   |      |
|  | BH10               |  | 480   | 600    | 720   |      |
| H-OUT output voltage                                       | V15H               | (Note HB06)                                | 4.05  | 4.5    | 4.95  | V    |
|  | V15L               |  | —     | 0.1    | 0.3   |      |
| Pin 18 control voltage threshold (Horizontal frequency SW) | V18L               | (Note HB07)                                | 1.3   | 1.5    | 1.7   | V    |
|  | V184M              |  | 4.3   | 4.5    | 4.7   |      |
|  | V187H              |  | 7.3   | 7.5    | 7.7   |      |

| ITEM               |                           | SYMBOL             | TEST CONDITION             | MIN         | TYP  | MAX | UNIT |    |    |
|--------------------|---------------------------|--------------------|----------------------------|-------------|------|-----|------|----|----|
| DAC output voltage | DAC1                      | VDAC <sub>1H</sub> | TEST = (00),<br>DAC1 = (0) | 8.5         | 9.0  | —   | V    |    |    |
|                    |                           | VDAC <sub>1L</sub> | TEST = (00),<br>DAC1 = (1) | —           | 0.5  | 0.7 |      |    |    |
|                    | DAC2                      | VDAC <sub>2H</sub> | TEST = (00),<br>DAC2 = (0) | 8.5         | 9.0  | —   |      |    |    |
|                    |                           | VDAC <sub>2L</sub> | TEST = (00),<br>DAC2 = (1) | —           | 0.5  | 0.7 |      |    |    |
|                    | DAC3                      | VDAC <sub>3H</sub> | TEST = (00),<br>DAC3 = (0) | 8.5         | 9.0  | —   |      |    |    |
|                    |                           | VDAC <sub>3L</sub> | TEST = (00),<br>DAC3 = (1) | —           | 0.5  | 0.7 |      |    |    |
|                    | DAC3                      | V01D <sub>3H</sub> | TEST = (01),<br>DAC3 = (0) | 8.5         | 8.8  | 9.0 |      |    |    |
|                    |                           | V01D <sub>3L</sub> | TEST = (01),<br>DAC3 = (1) | —           | 0.5  | 0.7 |      |    |    |
|                    | DAC1                      | V10D <sub>1H</sub> | TEST = (10),<br>DAC1 = (0) | 8.5         | 9.0  | —   |      |    |    |
|                    |                           | V10D <sub>1L</sub> | TEST = (10),<br>DAC1 = (1) | —           | 0.5  | 0.7 |      |    |    |
|                    | DAC3                      | V10D <sub>3H</sub> | TEST = (10),<br>DAC3 = (0) | 8.5         | 8.8  | 9.0 |      |    |    |
|                    |                           | V10D <sub>3L</sub> | TEST = (10),<br>DAC3 = (1) | —           | 0.5  | 0.7 |      |    |    |
|                    | H/V frequency distinction | FV <sub>50</sub>   |                            | (Note HB08) | 48   | 50  |      | 52 | Hz |
|                    |                           | FV <sub>60</sub>   |                            |             | 57   | 60  |      | 63 |    |
| FV <sub>MIN</sub>  |                           | —                  | 16                         |             | 18   |     |      |    |    |
| FV <sub>MAX</sub>  |                           | 150                | 162                        |             | 175  | kHz |      |    |    |
| FH <sub>15</sub>   |                           | 14                 | 15.6                       |             | 17   |     |      |    |    |
| FH <sub>31</sub>   |                           | 30.7               | 31.6                       |             | 32.5 |     |      |    |    |
| FH <sub>33</sub>   |                           | 32.9               | 33.7                       |             | 34.6 |     |      |    |    |
| FH <sub>45</sub>   |                           | 44                 | 45                         |             | 46   |     |      |    |    |
| FH <sub>MIN</sub>  |                           | —                  | 0.42                       |             | 0.85 |     |      |    |    |
| FH <sub>MAX</sub>  |                           | 52                 | 54                         |             | —    |     |      |    |    |
| FV <sub>5Y</sub>   |                           | 14                 | 15.6                       |             | 17   |     | Hz   |    |    |
| FH <sub>5Y</sub>   |                           | 57                 | 60                         |             | 63   | kHz |      |    |    |



VERTICAL BLOCK



| ITEM   |      | SYMBOL               | TEST CONDITION                   | MIN    | TYP    | MAX    | UNIT |
|--|------|----------------------|----------------------------------|--------|--------|--------|------|
| VP output pulse width                        |      | VP <sub>W</sub>      | (Note V01)                       | 4      | 4.5    | 5      |      |
| Vertical free-run<br>(Maximum pull-in range) | 000  | VPt0                 |                                  | 1278   | 1281   | 1284   | H    |
|  | 001  | VPt1                 |                                  | 846    | 849    | 852    |      |
|  | 010  | VPt2                 |                                  | 634    | 637    | 640    |      |
|  | 011  | VPt3                 |                                  | 634    | 637    | 640    |      |
|  | 100  | VPt4                 |                                  | 610    | 613    | 616    |      |
|  | 101  | VPt5                 |                                  | 360    | 363    | 366    |      |
|  | 110  | VPt6                 |                                  | 304    | 307    | 310    |      |
| Vertical minimum pull-in range               |      | T <sub>VPULL</sub>   | (Note V02)                       | 48     | 49     | 50     |      |
| Vertical black peak<br>detection pulse       | 000  | VBPP0E               | (Note V03)                       | 51     | 52     | 53     | H    |
|  |      | VBPP0S               |                                  | 1099.5 | 1100.5 | 1101.5 |      |
|  | 001  | VBPP1E               |                                  | 51     | 52     | 53     |      |
|  |      | VBPP1S               |                                  | 729.5  | 730.5  | 731.5  |      |
|  | 010  | VBPP2E               |                                  | 49.5   | 50.5   | 51.5   |      |
|  |      | VBPP2S               |                                  | 544.5  | 545.5  | 546.5  |      |
|  | 011  | VBPP3E               |                                  | 49.5   | 50.5   | 51.5   |      |
|  |      | VBPP3S               |                                  | 544.5  | 545.5  | 546.5  |      |
|  | 100  | VBPP4E               |                                  | 51     | 52     | 53     |      |
|  |      | VBPP4S               |                                  | 499.5  | 500.5  | 501.5  |      |
|  | 101  | VBPP5E               |                                  | 51     | 52     | 53     |      |
|  |      | VBPP5S               |                                  | 289.5  | 290.5  | 291.5  |      |
|  | 110  | VBPP6E               |                                  | 51     | 52     | 53     |      |
|  |      | VBPP6S               |                                  | 239.5  | 240.5  | 241.5  |      |
| Vertical blanking stop phase                 | 00H  | V <sub>BLK00</sub>   | (Note V04)                       | 16.5   | 17     | 17.5   |      |
|  | 10H  | V <sub>BLK10</sub>   |                                  | 32.5   | 33     | 33.5   |      |
|  | 1EH  | V <sub>BLK1E</sub>   |                                  | 46.5   | 47     | 47.5   |      |
| Vertical blanking start phase                | 010  | V <sub>BLK512</sub>  | (Note V05)                       | 511.5  | 512.5  | 513.5  |      |
| Vertical blanking output voltage             |      | V <sub>11VBLK</sub>  | Pin 11, Vertical blanking period | 2.2    | 2.5    | 2.8    | V    |
| VP output voltage                            | High | V <sub>22VBLKH</sub> | Pin 22 voltage                   | 4.6    | 5.0    | 5.4    | V    |
|  | Low  | V <sub>22VBLKL</sub> |                                  | —      | 0.1    | 0.5    |      |



TEST CONDITION



| No. | SW CONDITION |      |       |       |      |      |      |      |        |        |      |
|-----|--------------|------|-------|-------|------|------|------|------|--------|--------|------|
|     | SW06         | SW09 | SW10a | SW10b | SW15 | SW16 | SW17 | SW18 | SW19   | SW21   | SW24 |
| 1   | c            | a    | Open  | ON    | ON   | ON   | ON   | a    | a or b | a or b | ON   |
| 2   | c            | a    | Open  | ON    | ON   | ON   | ON   | a    | a      | a      | ON   |
| 3   | d            | a    | Open  | ON    | ON   | ON   | ON   | a    | a      | a      | ON   |
| 4   | a or b       | a    | Open  | ON    | ON   | ON   | ON   | a    | a      | a      | ON   |
| 5   | c            | a    | Open  | ON    | Open | ON   | ON   | a    | a      | a      | ON   |



MEASUREMENT METHOD ( $V_{CC} = 9V$  and  $T_a = 25^{\circ}C$ , unless otherwise specified)




| NOTE | ITEM                                | MEASURING METHOD  |
|------|-------------------------------------|---|
| HA01 | Sync1/2 input horizontal sync phase | <p>① Test condition No. 1, SW19-a and SW21-b.<br/>                     ② Input Signal A to TP51-in (Pin 21), and set sub-address (02) 02H.<br/>                     ③ Measure the difference (<math>S_{1PH}</math>) between signal A phase and a phase of Pin 6 (AFC filter) wave form.<br/>                     ④ SW19-b and SW21-a.<br/>                     ⑤ Input Signal A to TP2-in (Pin 19), and set sub-address (02) 03H.<br/>                     ⑥ Measure the phase difference (<math>S_{2PH}</math>) as well.</p> |
| HA02 | HD1/2 input horizontal sync phase   | <p>① Test condition No. 2. Set sub-address (00) 40H.<br/>                     ② Input Signal B to TP3 (Pin 3), and set sub-address (02) 00H.<br/>                     ③ Measure the phase difference (<math>HD_{1PH}</math>) between signal B and a wave form of Pin 6 (AFC filter).<br/>                     ④ Input Signal B to TP1 (Pin 1), and set sub-address (02) 01H.<br/>                     ⑤ Measure the phase difference (<math>HD_{2PH}</math>) as well.</p>   |


| NOTE | ITEM                              | MEASURING METHOD   |
|------|-----------------------------------|--|
| HA03 | Polarity distinction active range | <p>① Test Condition 2, and set sub-address (00) 43H.<br/>                     ② Input signal B to TP3 (Pin 3), and set sub-address (02) 00H.<br/>                     ③ Decreasing the duty of Signal B from 10% (get negative period shorter), measure the duty of Signal B (HD<sub>DUTY1</sub>) when the phase between Signal B and H-OUT (Pin 15) change.<br/>                     ④ Increasing the duty of Signal B from 10% (get negative period longer), measure the duty of Signal B (HD<sub>DUTY2</sub>) when the Pin 10 (FBP-IN) phase change against Signal B.<br/>                     ⑤ Increasing the duty of Signal B further (get negative period longer), measure the duty of Signal B (HD<sub>DUTY3</sub>) when the phase between Signal B and H-OUT (Pin 15) change.<br/>                     ⑥ Decreasing the duty of Signal B from 90% (get negative period shorter), measure the duty of Signal B (HD<sub>DUTY4</sub>) when the Pin 10 (FBP-IN) phase change against Signal B.</p>  <p style="text-align: center;">Duty = A / B × 100 [%]<br/>(0~100%)</p> |
| HA04 | Sync1/2 input threshold amplitude | <p>① Test condition 1, SW19-a and SW21-b. Set sub-address (00) 83H.<br/>                     ② Input signal A to TP1-in (Pin 21).<br/>                     ③ Set sub-address (02) 02H and measure the DC voltage of Sync. tip period of pin 21. (V<sub>sync1</sub>)<br/>                     ④ Supply external voltage Pin 21 through 100 kΩ, and get the voltage higher than V<sub>sync1</sub>, and measure the DC voltage of Sync. tip period of Pin 21 when the Pin 15 (H-OUT) phase change against Signal A. (V<sub>sync2</sub>)<br/>                     ⑤ V<sub>thS1</sub> = V<sub>sync2</sub> - V<sub>sync1</sub> [V<sub>p-p</sub>]<br/>                     ⑥ SW19-b and SW21-a. Input Signal A to TP2-in (Pin 19).<br/>                     ⑦ Set sub-address (02) 03H, and calculate V<sub>thS2</sub> as well.</p>   |

| NOTE | ITEM                                       | MEASURING METHOD   |
|------|--|--|
| HA05 | HD1/2 input threshold voltage              | <p>① Test condition 2. Set sub-address (00) 43H.<br/>                     ② Input Signal B to TP3 (Pin 3) and set sub-address (02) 00H.<br/>                     ③ Getting the amplitude of Signal B larger form <math>0V_{p-p}</math>, measure the amplitude of Signal B when the phase of Pin 15 (H-OUT) is same as the phase of Signal B. (<math>V_{thHD1}</math>)<br/>                     ④ Input Signal B to TP1 (Pin 1) and set sub-address (02) 01H.<br/>                     ⑤ Measure the amplitude as well. (<math>V_{thHD2}</math>)</p>  |
| HA06 | Horizontal phase adjustment variable range | <p>① Test condition 2. Set sub-address (00) 40H.<br/>                     ② Input Signal B to TP3 (Pin 3) and set sub-address (02) 00H.<br/>                     ③ Change from 80H to 7FH of sub-address (01), then measure the phase change quantity of Pin 15 (H-OUT) wave form. (<math>\Delta H_{SFT-}</math>)<br/>                     ④ Change from 80H to FFH of sub-address (01), then measure the phase change quantity of Pin 15 (H-OUT) wave form. (<math>\Delta H_{SFT+}</math>)</p>    |

| NOTE | ITEM                              | MEASURING METHOD   |
|------|-----------------------------------|--|
| HA07 | H curve correction variable range | <p>① Test condition 2. Set sub-address (00) 40H.<br/>                     ② Input Signal B to TP3 (Pin 3) and set sub-address (02) 00H.<br/>                     ③ Connect Pin 9 (H-CURVE CORR) with external voltage. Supply 1.5 V or 3.5 V, and measure the phase change quantity of Pin 15 (H-OUT) wave form. (<math>\Delta H\#9</math>)</p>    |
| HA08 | Clamp pulse phase / width / level | <p>① Test condition 2. Set sub-address (00) 40H.<br/>                     ② Input Signal B to TP3 (Pin 3) and set sub-address (02) 20H.<br/>                     ③ Measure the clamp pulse phase (<math>CP_{S0}</math>), width (<math>CP_{W0}</math>) and output level (<math>CP_{V0}</math>) of Pin 12 (SCP-OUT) against Signal B.<br/>                     ④ Set sub-address (02) 30H and measure (<math>CP_{S1}</math>), (<math>CP_{W1}</math>) and (<math>CP_{V1}</math>) as well.<br/>                     ⑤ Input no-signal to TP3.<br/>                     ⑥ Measure the clamp pulse phase (<math>CP_{S2}</math>), width (<math>CP_{W2}</math>) and output level (<math>CP_{V2}</math>) of Pin 12 (SCP-OUT) against Pin 10.</p>  |



| NOTE | ITEM  | MEASURING METHOD  |
|------|---|---|
| HA09 | Black peak detection pulse phase / level        | <p>① Test condition 2. Set sub-address (00) 43H.<br/>                     ② Set sub-address (02) 00H.<br/>                     ③ Input Signal C to Pin 10 (FBP-IN).<br/>                     ④ Measure the black peak detection pulse phase of Pin 12 (SCP-OUT) against Signal C. Calculate the ratio against horizontal cycle. (HBPS<sub>0a</sub>, HBPS<sub>0b</sub>)<br/>                     ⑤ Measure its output level of Pin 12 (SCP-OUT) wave form. (HBPS<sub>V0</sub>)<br/>                     ⑥ Set sub-address (02) 80H.<br/>                     ⑦ Measure the phase and output level as well. (HBPS<sub>1a</sub>, HBPS<sub>1b</sub>, HBPS<sub>V1</sub>)</p>  |
| HA10 | Horizontal blanking pulse phase / width / level | <p>① Test condition 2. Set sub-address (00) 43H.<br/>                     ② Set sub-address (02) 00H.<br/>                     ③ Input Signal C to Pin 10 (FBP-IN).<br/>                     ④ Measure the horizontal blanking pulse phase of Pin 11 (BLK-OUT) against Signal C. Calculate the ratio against horizontal cycle. (HHLK<sub>0a</sub>, HBLK<sub>0b</sub>)<br/>                     ⑤ Measure its output level of Pin 11 wave form. (HBLK<sub>V0</sub>)<br/>                     ⑥ Set sub-address (02) 80H.<br/>                     ⑦ Measure its phase and output level as well. (HBLK<sub>1a</sub>, HVLK<sub>1b</sub>, HBLK<sub>V1</sub>)</p>            |




| NOTE | ITEM                        | MEASURING METHOD  |
|------|-----------------------------|---|
| HA11 | FBP input threshold         | <p>① Test condition 2. Set sub-address (00) 40H.<br/>                     ② Input Signal B to TP3 (Pin 3) and set sub-address (02) 00H.<br/>                     ③ Increasing the amplitude of FBP of Pin 10 from 0 V<sub>p-p</sub>, measure the amplitude of FBP when Signal B synchronizes with H-OUT (Pin 15).</p>   |
| HA12 | Delayed HD pulse width      | <p>① Test condition 2. Set sub-address (00) 40H.<br/>                     ② Input Signal B to TP3 (Pin 3) and set sub-address (02) 00H.<br/>                     ③ Measure the pulse width (Wd<sub>HD</sub>) from Pin 6 (AFC filter) wave form.</p>    |
| HB01 | AFC phase detection current | <p>① Test condition 3.<br/>                     ② Set sub-address (00) 00H.<br/>                     ③ Measure the voltage of TP6 (V6) when no external supply.<br/>                     ④ Connect an external supply with TP6, and supply the voltage (V6).<br/>                     ⑤ Input Signal D to TP51-in (Pin 21) and set sub-address (02) 02H. Measure V1 and V2 from Pin 6 wave form.<br/>                     ⑥ Supply (V6) - 0.1 V or (V6) + 0.1 V to TP6, then measure V3 and V4.<br/>                     ⑦ Calculate detection currents (ID) by following equations.</p> $ID1 = V1 \div 1 [k\Omega] \times 1000 [\mu A]$ $ID2 = V2 \div 1 [k\Omega] \times 1000 [\mu A]$ $ID3 = V3 \div 1 [k\Omega] \times 1000 [\mu A]$ $ID4 = V4 \div 1 [k\Omega] \times 1000 [\mu A]$  |

| NOTE | ITEM  | MEASURING METHOD   |
|------|---|--|
| HB02 | H-OUT pulse duty                                | <p>① Test condition 2. Input no-signal. Set sub-address (02) 00H.</p> <p>② Set sub-address (00) 80H or A0H, then measure T1 and T2 from Pin 15 (H-OUT) wave form. Calculate duties, (TH00A) and (TH00B) by following equation.<br/> <math display="block">TH = T1 / (T1 + T2) \times 100 \text{ [%]}</math></p> <p>③ Set sub-address (02) 01H or 02H, then measure and calculate (TH01A), (TH01B), (TH10A) and (TH10B) as well.</p>  <p style="text-align: center;">Pin 15 wave form</p>                     |
| HB03 | Horizontal free-run frequency                   | <p>① Test condition 3.</p> <p>② Set sub-address (00) 00H. Measure the horizontal free-run frequency (F00) from Pin 15 (H-OUT) wave form.</p> <p>③ When sub-address (00) is 01H or 02H, measure horizontal free-run frequencies, (F01) and (F10) as well.</p> <p>④ Set sub-address (00) 00H and set sub-address (03) 85H. Measure horizontal free-run frequency (F50) as well.</p>  |
| HB04 | Horizontal oscillation frequency variable range | <p>① Test condition 4. Set sub-address (00) 00H.</p> <p>② SW6-a. Measure the horizontal frequency (F00<sub>MIN</sub>) from Pin 15 (H-OUT) wave form.</p> <p>③ SW6-b. Measure the horizontal frequency (F00<sub>MAX</sub>) from Pin 15 (H-OUT) wave form.</p> <p>④ Set sub-address (00) 01H or 02H, then measure horizontal frequencies (F01<sub>MIN</sub>), (F01<sub>MAX</sub>), (F10<sub>MIN</sub>) and (F10<sub>MAX</sub>) as well.</p> <p>⑤ Set sub-address (00) 00H and set sub-address (03) 85H. Measure horizontal frequencies, (F50<sub>MAX</sub>) and (F50<sub>MIN</sub>) as well.</p> |
| HB05 | Horizontal oscillation control sensitivity      | <p>① Test condition 3.</p> <p>② Connect an external voltage with TP6. Set sub-address (00) 00H. Supply <math>V6 + 0.05 \text{ [V]}</math> or <math>V6 - 0.05 \text{ [V]}</math> to TP6 (cf. Note HB01), then measure frequencies, (FA) and (FB) from Pin 15 (H-OUT) wave form. Calculate frequency changing ratio (BH00).<br/> <math display="block">BH00 = (FB - FA) / 0.1</math></p> <p>③ Set sub-address (00) 01H or 02H. Measure and calculate (BH01) and (BH10) as well.</p>  |
| HB06 | H-OUT output voltage                            | <p>① Test condition 5.</p> <p>② Measure voltages of the high (<math>V15_H</math>) and low level (<math>V15_L</math>) of Pin 15 (H-OUT) wave form.</p>  |




| NOTE | ITEM   | MEASURING METHOD   |
|------|--|--|
| HB07 | Pin 18 control voltage threshold (Horizontal frequency SW) | <ol style="list-style-type: none"> <li>① Test condition 2. Connect an external voltage to Pin 18.</li> <li>② Increasing the voltage of Pin 18 from 0 V, measure the voltage of Pin 18 (<math>V_{18L}</math>) when the frequency of Pin 15 (H-OUT) output become 33.75 kHz.</li> <li>③ Increasing the voltage of Pin 18 further, measure the voltage of Pin 18 (<math>V_{18M}</math>) when the frequency of Pin 15 (H-OUT) output become 31.5 kHz.</li> <li>④ Increasing the voltage of Pin 18 further, measure the voltage of Pin 18 (<math>V_{18H}</math>) when the frequency of Pin 15 (H-OUT) output become 15.75 kHz.</li> </ol>   |
| HB08 | H/V frequency distinction                                  | <ol style="list-style-type: none"> <li>① Test condition 2. Set sub-address (02) 04H.</li> <li>② Input 50 Hz pulse to TP4 (Pin 4). Decimalize READ DATA, V-FREQ DET and the result is called Y. Calculate the vertical frequency (<math>FV_{50}</math>) by the following equation and <math>Z = 474.1 \mu s</math><br/> <math display="block">FV = 1 \div (Y \times Z)</math> </li> <li>③ Input 60 Hz, 16.5 Hz or 162 Hz pulse to TP4, then calculate (<math>FV_{60}</math>), (<math>FV_{MIN}</math>) or (<math>FV_{MAX}</math>) as well.</li> <li>④ Input 60 Hz pulse to TP4 (Pin 4).</li> <li>⑤ Input 15.75 kHz pulse to TP3 (Pin 3). Decimalize READ DATA, H-FREQ DET and the result is called Y. Calculate the horizontal frequency (<math>FH_{15}</math>) by the following equation and <math>Z = 474.1 \mu s</math><br/> <math display="block">FH = Y \div (5 \times Z)</math> </li> <li>⑥ Input 31.5 kHz, 33.75 kHz, 45 kHz, 420 Hz or 53 kHz pulse, then calculate (<math>FH_{31}</math>), (<math>FH_{33}</math>), (<math>FH_{45}</math>), (<math>FH_{MIN}</math>) or (<math>FH_{MAX}</math>) as well.</li> <li>⑦ Set sub-address (02) 02H. Input Composite Sync signal (<math>f_H = 15.75 \text{ kHz}</math>, <math>f_v = 60 \text{ Hz}</math>) to TP3-in (Pin 21). Decimalize READ DATA, H / V-FREQ DET and calculate (<math>FV_{SY}</math>) and (<math>FH_{SY}</math>) as well.</li> </ol> <div style="text-align: center; margin-top: 20px;"> <p>The figure shows two timing diagrams. The top diagram is labeled 'TP4 input wave form' and shows a rectangular pulse with a width labeled 'V' and a height labeled 'More than 4V'. The bottom diagram is labeled 'TP3 input wave form' and shows a rectangular pulse with a width labeled 'H' and a height labeled 'More than 4V'. Both pulses are shown relative to a 'GND' reference level.</p> </div> |


| NOTE | ITEM  | MEASURING METHOD   |
|------|---|--|
| V01  | VP output pulse width<br><br>Vertical free-run<br>(Maximum pull-in range) | <ol style="list-style-type: none"> <li>① Test condition 2. Input Signal D to TP3 and input Signal E to pin 10 (FBP-IN).</li> <li>② Set sub-address (00) 10H, (02) 00H and (03) 10H.</li> <li>③ Measure the VP pulse width (VPw) from TP22 output wave form.</li> <li>④ Measure its pull-in range (VPt0) from TP22 output wave form.</li> <li>⑤ When sub-address (03) is 11H, 12H, 13H, 14H, 15H or 16H, measure pull-in ranges, (VPt1), (VPt2), (VPt3), (VPt4), (VPt5) or (VPt6) as well.</li> </ol>  |
| V02  | Vertical minimum pull-in range  | <ol style="list-style-type: none"> <li>① Set condition in the same way as ① and ② of Note V01.</li> <li>② Input Signal F to TP4.</li> <li>③ Increasing the period of Signal F from 30H, measure the period when TP22 wave synchronize with Signal F. (T<sub>VPULL</sub>)</li> </ol>    |

| NOTE | ITEM                                | MEASURING METHOD  |
|------|-------------------------------------|---|
| V03  | Vertical black peak detection pulse | <p>① Set condition in the same way as ① and ② of Note V01.<br/>                     ② Input Signal F to TP4.<br/>                     ③ Measure the phase differences, (VBPP<sub>0E</sub>) and (VBPP<sub>0S</sub>) from TP22 and TP24 wave forms.<br/>                     ④ When sub-address (03) is 11H, 12H, 13H, 14H, 15H or 16H, measure phase differences, (VBPP<sub>1E</sub>), (VBPP<sub>1S</sub>), (VBPP<sub>2E</sub>), (VBPP<sub>2S</sub>), (VBPP<sub>3E</sub>), (VBPP<sub>3S</sub>), (VBPP<sub>4E</sub>), (VBPP<sub>4S</sub>), (VBPP<sub>5E</sub>), (VBPP<sub>5S</sub>), (VBPP<sub>6E</sub>) or (VBPP<sub>6S</sub>) as well.</p>  |
| V04  | Vertical blanking stop phase        | <p>① Set condition in the same way as ① and ② of Note V01.<br/>                     ② Input Signal F to TP4.<br/>                     ③ When sub-address (03) is 00H, 10H or F0H, measure blanking stop phases, (VBLK<sub>00</sub>), (VBLK<sub>10</sub>) and (VBLK<sub>1E</sub>) from TP11 wave form.</p>   |
| V05  | Vertical blanking start phase       | <p>① Set condition in the same way as ① of Note V01.<br/>                     ② Set sub-address (00) 10H, (02) 00H and (03) 82H.<br/>                     ③ Measure the blanking start phase (VBLK<sub>512</sub>) from TP11 wave form.</p>    |

TEST CIRCUIT




APPLICATION CIRCUIT



OUTLINE DRAWING  
SDIP24-P-300-1.78

Unit : mm



Weight : 1.22 g (Typ.)