

1.5V, Mono 85mW BTL Output, 14mW Stereo Headphone Audio Amplifier

General Description

The unity gain stable LM4919 is both a mono-BTL audio power amplifier and a Single Ended (SE) stereo headphone amplifier. Operating on a single 1.5V supply, the mono BTL mode delivers 85mW into an 8Ω load at 1% THD+N. In Single Ended stereo headphone mode, the amplifier delivers 14mW per channel into a 16Ω load at 1% THD+N.

With the LM4919 packaged in the MM package, the customer benefits include low profile and small size. This package minimizes PCB area and maximizes output power.

The LM4919 features circuitry that reduces output transients ("clicks" and "pops") during device turn-on and turn-off, an externally controlled, low-power consumption, active-low shutdown mode, and thermal shutdown. Boomer audio power amplifiers are designed specifically to use few external components and provide high quality output power in a surface mount package.

Key Specifications

- Mono-BTL output power
($R_L = 8\Omega, V_{DD} = 1.5V, THD+N = 1\%$) 85mW (typ)
- Stereo Headphone output power
($R_L = 16\Omega, V_{DD} = 1.5V, THD+N = 1\%$) 14mW (typ)
- Micropower shutdown current 0.02μA (typ)
- Supply voltage operating range $0.9V < V_{DD} < 2.5V$
- PSRR 1kHz, $V_{DD} = 1.5V, R_L = 16\Omega$ 72dB (typ)

Features

- Single-cell 0.9V to 2.5V battery operation
- BTL mode for mono speaker
- Single ended headphone operation with coupling capacitors
- Unity-gain stable
- "Click and pop" suppression circuitry
- Active low micropower shutdown
- Low current, active-low mute mode
- Thermal shutdown protection circuitry

Applications

- Portable one-cell audio products
- Portable one-cell electronic devices

Typical Application





FIGURE 1. Block Diagram


Connection Diagrams



20082102

Top View
Order Number LM4919MM
 See NS Package Number MUB10A for MSOP


MSOP Marking



20082119


Z - Plant Code
X - Date Code
T - Die Traceability
G - Boomer Family
B6 - LM4919MM

Typical Connections



20082103

FIGURE 2. Typical Single Ended Output Configuration Circuit



20082105

FIGURE 3. Typical BTL Speaker Configuration Circuit

Absolute Maximum Ratings *(Note 1)*

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	3.6V
Storage Temperature	-65°C to +150°C
Input Voltage	-0.3V to $V_{DD} + 0.3V$
Power Dissipation <i>(Note 2)</i>	Internally limited
ESD Susceptibility <i>(Note 3)</i>	2000V
ESD Susceptibility <i>(Note 4)</i>	200V

Junction Temperature	150°C
Thermal Resistance	
θ_{JA} (typ) MUB10A	175°C/W

Operating Ratings

Temperature Range	
$T_{MIN} \leq T_A \leq T_{MAX}$	-40°C $\leq T_A \leq$ 85°C
Supply Voltage	0.9V $\leq V_{DD} \leq$ 2.5V

Electrical Characteristics for the LM4919 *(Note 1, Note 5)*

The following specifications apply for the circuit shown in Figure 4 operating with $V_{DD} = 1.5V$, unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4919		Units (Limits)
			Typical <i>(Note 6)</i>	Limit <i>(Note 7)</i>	
V_{DD}	Supply Voltage (Notes 10, 11)			0.9	V (min)
				2.5	V (max)
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, I_O = 0A, R_L = \infty$ (Note 8)	0.9	1.4	mA (max)
I_{SD}	Shutdown Current	$V_{SHUTDOWN} = GND$	0.02		μA
V_{OS}	Output Offset Voltage	BTL	5	50	mV (max)
P_O	Output Power (Note 9)	$f = 1kHz$			
		$R_L = 8\Omega$ BTL, THD+N = 1%	85	70	mW (min)
		$R_L = 16\Omega$ SE, THD+N = 1%	14		mW (min)
THD+N	Total Harmonic Distortion + Noise	$R_L = 8\Omega$, BTL, $P_O = 25mW$, $f = 1kHz$	0.2	0.5	% (max)
		$R_L = 16\Omega$, SE, $P_O = 5mW$, $f = 1kHz$	0.07		
V_{NO}	Output Voltage Noise	20Hz to 20kHz, A-weighted SE	10		μV_{RMS}
		20Hz to 20kHz, A-weighted BTL	15		μV_{RMS}
I_{MUTE}	Mute Current	$V_{MUTE} = 0$, SE	15		μA
Crosstalk		$R_L = 16\Omega$, SE	55		dB
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200mV_{P-P}$ $C_{BYPASS} = 4.7\mu F$, $R_L = 8\Omega$ $f = 1kHz$, BTL	70		dB
		$V_{RIPPLE} = 200mV_{P-P}$ sine wave $C_{BYPASS} = 4.7\mu F$, $R_L = 16\Omega$ $f = 1kHz$, SE	72		dB
V_{IH}	Control Logic High		0.9		V
V_{IL}	Control Logic Low		0.3		V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 2: The maximum power dissipation is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A and must be derated at elevated temperatures. The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$. For the LM4919, $T_{JMAX} = 150^\circ C$. For the θ_{JA} s, please see the Application Information section or the Absolute Maximum Ratings section.

Note 3: Human body model, 100pF discharged through a 1.5k Ω resistor.

Note 4: Machine model, 220pF–240pF discharged through all pins.

Note 5: All voltages are measured with respect to the ground (GND) pins unless otherwise specified.


Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.


Note 8: The quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.

Note 9: Output power is measured at the device terminals.


Typical Performance Characteristics




20082112



20082113




20082111




20082114

THD+N vs Output Power
 $V_{DD} = 1.5V, R_L = 16\Omega, f = 1kHz$
 $A_V = -1$, Single Ended Output




20082117

THD+N vs Output Power
 $V_{DD} = 1.5V, R_L = 8\Omega, f = 1kHz$
 $A_V = -1$, BTL Output




20082115

THD+N vs Output Power
 $V_{DD} = 1.2V, R_L = 16\Omega, f = 1kHz$
 $A_V = -1$, Single Ended Output




20082118

THD+N vs Output Power
 $V_{DD} = 1.2V, R_L = 8\Omega, f = 1kHz$
 $A_V = -1$, BTL Output




20082116

Output Power vs Supply Voltage
 $f = 1\text{kHz}$, $R_L = 16\Omega$,
 $A_V = -1$, Single Ended Output




20082106

Output Power vs Supply Voltage
 $f = 1\text{kHz}$, $R_L = 8\Omega$,
 $A_V = -1$, BTL Output




20082107

Output Power vs Load Resistance
 $V_{DD} = 1.5\text{V}$, $f = 1\text{kHz}$
 Single Ended Output, $A_V = -1$




200821e5

Output Power vs Load Resistance
 $V_{DD} = 1.5\text{V}$, $f = 1\text{kHz}$
 BTL Output, $A_V = -1$




200821e6

Output Power vs Load Resistance
 $V_{DD} = 1.2V$, $R_L = 16\Omega$, $f = 1kHz$
 Single Ended Output, $A_V = -1$




200821e3

Output Power vs Load Resistance
 $V_{DD} = 1.2V$, $R_L = 8\Omega$, $f = 1kHz$
 BTL Output, $A_V = -1$




200821e4

Power Dissipation vs Output Power
 $f = 1kHz$, $A_V = -1$
 Single Ended Output, Both Channels




20082124

Power Dissipation vs Output Power
 $f = 1kHz$, $A_V = -1$
 BTL Output




20082123

Channel Separation
 $R_L = 16\Omega$, $P_O = 5mW$
 Single Ended Output, $A_V = -1$




20082110

Power Supply Rejection Ratio
 $V_{DD} = 1.5V$, $V_{RIPPLE} = 200mV_{PP}$
 $R_L = 16\Omega$, Single Ended Output
 Input Terminated into 10Ω




20082121

Power Supply Rejection Ratio
 $V_{DD} = 1.5V$, $V_{RIPPLE} = 200mV_{PP}$
 $R_L = 8\Omega$, BTL Output
 Input Terminated into 10Ω




20082120

Power Supply Rejection Ratio
 $V_{DD} = 1.2V$, $V_{RIPPLE} = 200mV_{PP}$
 $R_L = 16\Omega$, Single Ended Output
 Input Terminated into 10Ω




20082122

Power Supply Rejection Ratio
 $V_{DD} = 1.2V, V_{RIPPLE} = 200mV_{PP}$
 $R_L = 8\Omega, \text{BTL Output}$
 Input Terminated into 10Ω




20082119

Frequency Response vs Input Capacitor Size
 $V_{DD} = 1.5V, R_L = 16\Omega$
 $AV = -1, BW < 80kHz, \text{Single Ended Output}$




20082118

Supply Voltage vs Supply Current




20082111

Clipping Voltage vs Supply Voltage




200821e2

Noise Floor
 $V_{DD} = 1.5V, R_L = 16\Omega$
 $BW < 80kHz, \text{Single Ended Output}$




20082109


Noise Floor
 $V_{DD} = 1.5V, R_L = 8\Omega$
 $BW < 80kHz, \text{BTL Output}$




20082108




200821e1



200821f4



200821f2



200821f7

Application Information

SINGLE ENDED (SE) CONFIGURATION EXPLANATION

As shown in Figure 2, the LM4919 has two operational amplifiers internally, which have externally configurable gain. The closed loop gain of the two configurable amplifiers is set by selecting the ratio of R_f to R_i . Consequently, the gain for each channel of the IC is

$$A_{VD} = -(R_f / R_i)$$

When the LM4919 operates in Single Ended mode, coupling capacitors are used on each output (VoA and VoB) and the SE/BTL pin (Pin 8) is connected to ground. These output coupling capacitors blocks the half supply voltage to which the output amplifiers are typically biased and couples the audio signal to the headphones or other single-ended (SE) loads. The signal return to circuit ground is through the headphone jack's sleeve.

BRIDGED (BTL) CONFIGURATION EXPLANATION

As shown in Figure 3, the LM4919 has two internal operational amplifiers. The first amplifier's gain is externally configurable, while the second amplifier should be externally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of R_f to R_i while the second amplifier's gain should be fixed by the two external 20kΩ resistors. Figure 3 shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f / R_i).$$


By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground. A bridge amplifier design has a few distinct advantages over the single-ended configuration. It provides a differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's

closed-loop gain without causing excessive clipping, please refer to the Audio Power Amplifier Design section.

A bridge configuration, such as the one used in LM4919, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration.


MODE SELECT DETAIL

The LM4919 can be configured in either Single Ended or BTL mode (see Figure 2 and Figure 3). The default state of the LM4919 at power up is single ended. During initial power up or return from shutdown, the LM4919 must detect the correct mode of operation by sensing the status of the SE/BTL pin. When the bias voltage of the part ramps up to 60mV (as seen on the Bypass pin), an internal comparator detects the status of SE/BTL; and at 10mV, latches that value in place. Ramp up of the bias voltage will proceed at a different rate from this point on depending upon operating mode. BTL mode will ramp up about 11 times faster than Single Ended mode. Shutdown is not a valid command during this time period (T_{WU}) and should not be enabled to ensure a proper power on reset (POR) signal. In addition, the slew rate of V_{DD} must be greater than 2.5V/ms to ensure reliable POR. Recommended power up timing is shown in Figure 5 along with proper usage of Shutdown and Mute. The mode-select circuit is suspended during C_B discharge time. The circuit shown in Figure 4 presents an applications solution to the problem of using different supply voltages with different turn-on times in a system with the LM4919. This circuit shows the LM4919 with a 25-50kΩ. Pull-up resistor connected from the shutdown pin to V_{DD} . The shutdown pin of the LM4919 is also being driven by an open drain output of an external microcontroller on a separate supply. This circuit ensures that shutdown is disabled when powering up the LM4919 by either allowing shutdown to be high before the LM4919 powers on (the microcontroller powers up first) or allows shutdown to ramp up with V_{DD} (the LM4919 powers up first). This will ensure the LM4919 powers up properly and enters the correct mode of operation. Please note that the SE/BTL pin (Pin 8) should be tied to GND for Single Ended mode, and to V_{DD} for BTL mode.



20082153

FIGURE 4. Recommended Circuit for Different Supply Turn-On Timing



20082154

FIGURE 5. Turn-On, Shutdown, and Mute Timing for Single-Ended

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4919 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times that of a single-ended amplifier. The maximum power dissipation for a given BTL application can be derived from the power dissipation graphs or from Equation 1.

$$P_{\text{DMAX}} = 4 \cdot (V_{\text{DD}})^2 / (2\pi^2 R_L) \quad (1)$$

When operating in Single Ended mode, Equation 2 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{\text{DMAX}} = (V_{\text{DD}})^2 / (2\pi^2 R_L) \quad (2)$$

Since the LM4919 has two operational amplifiers in one package, the maximum internal power dissipation point is twice that of the number that results from Equation 2. From Equation 2, assuming a 1.5V power supply and a 16Ω load, the maximum power dissipation point is 7mW per amplifier. Thus the maximum package dissipation point is 14mW.

The maximum power dissipation point obtained from either Equations 1, 2 must not be greater than the power dissipation that results from Equation 3:

$$P_{\text{DMAX}} = (T_{\text{JMAX}} - T_A) / \theta_{\text{JA}} \quad (3)$$

For package MUB10A, $\theta_{\text{JA}} = 175^\circ\text{C/W}$. $T_{\text{JMAX}} = 150^\circ\text{C}$ for the LM4919. Depending on the ambient temperature, T_A , of the system surroundings, Equation 3 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 1 or 2 is greater than that of Equation 3, then either the supply voltage must be decreased, the load impedance increased or T_A reduced. For the typical application of a 1.5V power supply, with a 16Ω load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 146°C provided that device operation is around the maximum power dissipation point. Thus, for typical applications, power dissipation is not an issue. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature may be increased accordingly. Refer to the Typical Performance Characteristics curves for power dissipation information for lower output powers.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is important for low noise performance and high power supply rejection. The capacitor location on the power supply pins should be as close to the device as possible. Typical applications employ a battery (or 1.5V regulator) with 10μF tantalum or electrolytic capacitor and a ceramic bypass capacitor that aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4919. A bypass capacitor value in the range of 0.1μF to 1μF is recommended.

MICRO POWER SHUTDOWN

The voltage applied to the SHUTDOWN pin controls the LM4919's shutdown function. Activate micro-power shutdown by applying a logic-low voltage to the SHUTDOWN pin. When active, the LM4919's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The

trigger point varies depending on supply voltage and is shown in the Shutdown Hysteresis Voltage graphs in the Typical Performance Characteristics section. The low 0.02μA (typ) shutdown current is achieved by applying a voltage that is as near as ground as possible to the SHUTDOWN pin. A voltage that is higher than ground may increase the shutdown current. There are a few ways to control the micro-power shutdown. These include using a single-pole, single-throw switch, a microprocessor, or a microcontroller. When using a switch, connect an external 100kΩ pull-up resistor between the SHUTDOWN pin and V_{DD} . Connect the switch between the SHUTDOWN pin and ground. Select normal amplifier operation by opening the switch. Closing the switch connects the SHUTDOWN pin to ground, activating micro-power shutdown. The switch and resistor guarantee that the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or microcontroller, use a digital output to apply the control voltage to the SHUTDOWN pin. Driving the SHUTDOWN pin with active circuitry eliminates the pull-up resistor.

MUTE

When in single ended mode, the LM4919 also features a mute function that enables extremely fast turn-on/turn-off with a minimum of output pop and click with a low current consumption ($\approx 20\mu\text{A}$, typical). The mute function leaves the outputs at their bias level, thus resulting in higher power consumption than shutdown mode, but also provides much faster turn on/off times. Providing a logic low signal on the MUTE pin enables mute mode. Threshold voltages and activation techniques match those given for the shutdown function as well. Mute may not appear to function when the LM4919 is used to drive high impedance loads. This is because the LM4919 relies on a typical headphone load (16-32Ω) to reduce input signal feed-through through the input and feedback resistors. Mute attenuation can thus be calculated by the following formula:

$$\text{Mute Attenuation (dB)} = 20\text{Log}[R_L / (R_i + R_f)]$$

Parallel load resistance may be necessary to achieve satisfactory mute levels when the application load is known to be high impedance. The mute function, described above, is not necessary when the LM4919 is operating in BTL mode since the shutdown function operates quickly in BTL mode with less power consumption than mute. In these modes, the Mute signal is equivalent to the Shutdown signal. Mute may be enabled during shutdown transitions, but should not be toggled for a brief period immediately after exiting or entering shutdown. These brief time periods are labeled X1 (time after returning from shutdown) and X2 (time after entering shutdown) and are shown in the timing diagram given in Figure 5. X1 occurs immediately following a return from shutdown (TWU) and lasts 40ms±25%. X2 occurs after the part is placed in shutdown and the decay of the bias voltage has occurred ($2.2 \cdot 250k \cdot \text{CB}$) and lasts for 100ms±25%. The timing of these transition periods relative to X1 and X2 is also shown in Figure 5. While in single ended mode, mute should not be toggled during these time periods, but may be toggled during the shutdown transitions or any other time the part is in normal operation. Failure to operate mute correctly may result in much higher click and pop values or failure of the device to mute at all.

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4919 is tolerant of external

component combinations, consideration to component values must be used to maximize overall system quality. The LM4919 is unity-gain stable that gives the designer maximum system flexibility. The LM4919 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than $1V_{rms}$ are available from sources such as audio codecs. Very large values should not be used for the gain-setting resistors. Values for R_i and R_f should be less than $1M\Omega$. Please refer to the section, Audio Power Amplifier Design, for a more complete explanation of proper gain selection. Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in Figures 2 and 3. The input coupling capacitor, C_i , forms a first order high pass filter that limits low frequency response. This value should be chosen based on needed frequency response and turn-on time.

SELECTION OF INPUT CAPACITOR SIZE

Amplifying the lowest audio frequencies requires a high value input coupling capacitor, C_i . A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the headphones used in portable systems have little ability to reproduce signals below 60Hz. Applications using headphones with this limited frequency response reap little improvement by using a high value input capacitor. In addition to system cost and size, turn on time is affected by the size of the input coupling capacitor C_i . A larger input coupling capacitor requires more charge to reach its quiescent DC voltage. This charge comes from the output via the feedback. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on time can be minimized. A small value of C_i (in the range of $0.1\mu F$ to $0.47\mu F$), is recommended.

Bypass Capacitor Value Selection

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_B , the capacitor connected to the BYPASS pin. Since C_B determines how fast the LM4919 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4919's outputs ramp to their quiescent DC voltage (nominally $V_{DD}/2$), the smaller the turn-on pop. Choosing C_B equal to $4.7\mu F$ along with a small value of C_i (in the range of $0.1\mu F$ to $0.47\mu F$), produces a click-less and pop-less shutdown function. As discussed above, choosing C_i no larger than necessary for the desired bandwidth helps minimize clicks and pops. This ensures that output transients are eliminated when power is first applied or the LM4919 resumes operation after shutdown.

OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The LM4919 contains circuitry that eliminates turn-on and shutdown transients ("clicks and pops"). For this discussion, turn-on refers to either applying the power supply voltage or when the micro-power shutdown mode is deactivated.

As the $V_{DD}/2$ voltage present at the BYPASS pin ramps to its final value, the LM4919's internal amplifiers are configured as unity gain buffers. An internal current source charges the capacitor connected between the BYPASS pin and GND in a controlled, linear manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches $V_{DD}/2$. As soon as the voltage on the bypass pin is stable, the device becomes fully operational and the am-

plifier outputs are reconnected to their respective output pins. Although the BYPASS pin current cannot be modified, changing the size of C_B alters the device's turn-on time. There is a linear relationship between the size of C_B and the turn-on time. Here are some typical turn-on times for various values of C_B :

Single-Ended

$C_B(\mu F)$	T_{ON}
0.1	117ms
0.22	179ms
0.47	310ms
1.0	552ms
2.2	1.14s
4.7	2.4s

BTL

$C_B(\mu F)$	T_{ON} (ms)
0.1	72
0.22	79
0.47	89
1.0	112
2.2	163
4.7	283

In order to eliminate "clicks and pops", all capacitors must be discharged before turn-on. Rapidly switching V_{DD} may not allow the capacitors to fully discharge, which may cause "clicks and pops".

AUDIO POWER AMPLIFIER DESIGN

A 25mW/32 Ω Audio Amplifier

Given:

Power Output	10mWrms
Load Impedance	16 Ω
Input Level	0.4Vrms
Input Impedance	20k Ω

A designer must first choose a mode of operation (SE or BTL) and determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs. Supply Voltage graphs in the Typical Performance Characteristics section, the supply rail can be easily found. 1.5V is a standard voltage in most applications, it is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4919 to reproduce peak in excess of 10mW without producing audible distortion. At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the Power Dissipation section. Once the power dissipation equations have been addressed, the required gain can be determined from Equation 2.

$$A_V \geq \sqrt{(P_O R_L)/(V_{IN})} = V_{orms}/V_{inrms} \quad (4)$$

From Equation 4, the minimum AV is 1; use $A_V = 1$. Since the desired input impedance is 20k, and with a A_V gain of 1, a ratio of 1:1 results from Equation 1 for R_i to R_f . The values are chosen with $R_i = 20k$ and $R_f = 20k$. The final design step is to address the bandwidth requirements which must be stated as a pair of -3dB frequency points. Five times away from a -3dB

point is 0.17dB down from passband response which is better than the required ± 0.25 dB specified.

$$f_L = 100\text{Hz}/5 = 20\text{Hz}$$

$$f_H = 20\text{kHz} * 5 = 100\text{kHz}$$


As stated in the **External Components** section, R_i in conjunction with C_i creates a

$$C_i \geq 1 / (2\pi * 20\text{k}\Omega * 20\text{Hz}) = 0.397\mu\text{F}; \text{ use } 0.39\mu\text{F}.$$

The high frequency pole is determined by the product of the desired frequency pole, f_H , and the differential gain, A_V . With an $A_{V_V} = 1$ and $f_H = 100\text{kHz}$, the resulting GBWP = 100kHz which is much smaller than the LM4919 GBWP of 3MHz. This example displays that if a designer has a need to design an amplifier with higher differential gain, the LM4919 can still be used without running into bandwidth limitations.

OBSOLETE

Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH
 VALUES IN [] ARE MILLIMETERS
 DIMENSIONS IN () FOR REFERENCE ONLY

MUB10A (Rev B)

MSOP Package
Order Number LM4919MM
NS Package Number MUB10A

OBSOLETE

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/lido	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com

 National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 www.national.com	National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com	National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com	National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com
--	--	--	---