National Semiconductor

## PRELIMINARY October 1994

# DP83256/56-AP/57 PLAYER +<sup>™</sup> Device (FDDI Physical Layer Controller)

## **General Description**

The DP83256/56-AP/57 Enhanced Physical Layer Controller (PLAYER+ device) implements one complete Physical Layer (PHY) entity as defined by the Fiber Distributed Data Interface (FDDI) ANSI X3T9.5 standard.


The PLAYER+ device integrates state of the art digital clock recovery and improved clock generation functions to enhance performance, eliminate external components and remove critical layout requirements.

FDDI Station Management (SMT) is aided by Link Error Monitoring support, Noise Event Timer (TNE) support, Optional Auto Scrubbing support, an integrated configuration switch and built-in functionality designed to remove all stringent response time requirements such as PC\_React and CF\_React.

## Features

- Single chip FDDI Physical Layer (PHY) solution
- Integrated Digital Clock Recovery Module provides enhanced tracking and greater lock acquisition range
- Integrated Clock Generation Module provides all necessary clock signals for an FDDI system from an external 12.5 MHz reference

- Alternate PMD Interface (DP83256-AP/57) supports UTP twisted pair FDDI PMDs with no external clock recovery or clock generation functions required
- No External Filter Components
- Connection Management (CMT) Support (LEM, TNE, PC\_React, CF\_React, Auto Scrubbing)
- Full on-chip configuration switch
- Low Power CMOS-BIPOLAR design using a single 5V supply
- Full duplex operation with through parity
- Separate management interface (Control Bus)
- Selectable Parity on PHY-MAC Interface and Control **Bus Interface**
- Two levels of on-chip loopback
- 4B/5B encoder/decoder
- Framing logic
- Elasticity Buffer, Repeat Filter, and Smoother
- Line state detector/generator
- Supports single attach stations, dual attach stations and concentrators with no external logic
- DP83256 for SAS/DAS single path stations
- DP83257 for SAS/DAS single/dual path stations
- DP83256-AP for SAS/DAS single path stations that reguire the alternate PMD interface



## **Table of Contents**

### 1.0 FDDI CHIP SET OVERVIEW

1.1 FDDI 2-Chip Set 1.2 FDDI TP-PMD Solutions

2.0 ARCHITECTURE DESCRIPTION

## 2.1 Block Overview

2.2 Interfaces

#### **3.0 FUNCTIONAL DESCRIPTION**

- 3.1 Clock Recovery Module
- 3.2 Receiver Block
- 3.3 Transmitter Block
- 3.4 Configuration Switch
- 3.5 Clock Generation Module
- 3.6 Station Management Support
- 3.7 PHY-MAC Interface
- 3.8 PMD Interface

## 4.0 MODES OF OPERATION

- 4.1 Run Mode
- 4.2 Stop Mode
- 4.3 Loopback Mode
- 4.4 Device Reset
- 4.5 Cascade Mode

## 5.0 REGISTERS

- 5.1 Mode Register (MR)5.2 Configuration Register (CR)5.3 Interrupt Condition Register (ICR)
- 5.4 Interrupt Condition Mask Register (ICMR)
- 5.5 Current Transmit State Register (CTSR)
- 5.6 Injection Threshold Register (UTR)
- 5.7 Injection Symbol Register A (ISRA)5.8 Injection Symbol Register B (ISRB)
- 5.9 Current Receive State Register (CRSR)
- 5.10 Receive Condition Register A (RCRA)
- 5.11 Receive Condition Register B (RCRB)
- 5.12 Receive Condition Mask Register A (RCMRA)
- 5.13 Receive Condition Mask Register B (RCMRB)
- 5.14 Noise Threshold Register (NTR)
- 5.15 Noise Prescale Threshold Register (NPTR)
- 5.16 Current Noise Count Register (CNCR)
- 5.17 Current Noise Prescale Count Register (CNPCR)
- 5.18 State Threshold Register (STR)
- 5.19 State Prescale Threshold Register (SPTR)5.20 Current State Count Register (CSCR)

- 5.21 Current State Prescale Count Register (CSPCR) 5.22 Link Error Threshold Register (LETR) 5.23 Current Link Error Count Register (CLECR) 5.24 User Definable Register (UDR) 5.25 Device ID Register (DIR) 5.26 Current Injection Count Register (CIJCR) 5.27 Interrupt Condition Comparison Register (ICCR) 5.28 Current Transmit State Comparison Register (CTSCR) 5.29 Receive Condition Comparison Register A (RCCRA) 5.30 Receive Condition Comparision Register B (RCCRB) 5.31 Mode Register 2 (MODE2) 5.32 CMT Condition Comparison Register (CMTCCR) 5.33 CMT Condition Register (CMTCR) 5.34 CMT Condition Mask Register (CMTCMR) 5.35 Reserved Registers 22H-23H (RR22H-RR23H) 5.36 Scrub Timer Threshold Register (STTR) 5.37 Scrub Timer Value Register (STVR) 5.38 Trigger Definition Register (TDR) 5.39 Trigger Transition Configuration Register (TTCR) 5.40 Reserved Registers 28H-3AH (RR28H-RR3AH) 5.41 Clock Generation Module Register (CGMREG) 5.42 Alternate PMD Register (APMDREG) 5.43 Gain Register (GAINREG) 5.44 Reserved Registers 3EH-3FH (RR3EH-RR3FH) **6.0 SIGNAL DESCRIPTIONS** 
  - 6.1 DP83256VF Signal Descriptions
  - 6.2 DP83256VF-AP Signal Descriptions
- 6.3 DP83257VF Signal Descriptions

## 7.0 ELECTRICAL CHARACTERISTICS

- 7.1 Absolute Maximum Ratings
- 7.2 Recommended Operating Conditions
- 7.3 DC Electrical Characteristics
- 7.4 AC Electrical Characteristics

## **8.0 CONNECTION DIAGRAMS**

- 8.1 DP83256VF Connection Diagram/Pin Descriptions
- 8.2 DP83256VF-AP Connection Diagram/Pin Descriptions
- 8.3 DP83257VF Connection Diagram/Pin Descriptions

## 9.0 PACKAGE INFORMATION

#### 9.1 Land Patterns

9.2 Mechanical Drawings

## **1.0 FDDI Chip Set Overview**

National Semiconductor's next generation FDDI 2-chip set consists of two components as shown in *Figure 1-1*. The PLAYER + device integrates the features of the DP83231 CRDTM Clock Recovery Device, DP83241 CDDTM Clock Distribution Device, and DP83251/55 PLAYERTM Physical Layer Controller. In addition, the PLAYER + device contains enhanced SMT support.

National Semiconductor's FDDI TP-PMD Solutions consist of two components—the DP83222 CYCLONE™ Twisted Pair FDDI Stream Cipher Device and the DP83223A TWISTER™ Twisted Pair FDDI Transceiver Device.

For more information on the other devices of the chip set, consult the appropriate datasheets and application notes.

1.1 FDDI 2-CHIP SET

## DP83256/56-AP/57 PLAYER + Device Physical Layer Controller

The  $\mathsf{PLAYER}+$  device implements the Physical Layer (PHY) protocol as defined by the ANSI FDDI PHY X3T9.5 standard.

## Features

- Single chip FDDI Physical Layer (PHY) solution
- Integrated Digital Clock Recovery Module provides enhanced tracking and greater lock acquisition range
- Integrated Clock Generation Module provides all necessary clock signals for an FDDI system from an external 12.5 MHz reference
- Alternate PMD Interface (DP83256-AP/57) supports UTP twisted pair FDDI PMDs with no external clock recovery or clock generation functions required
- No External Filter Components
- Connection Management (CMT) Support (LEM, TNE, PC\_React, CF\_React, Auto Scrubbing)
- Full on-chip configuration switch
- Low Power CMOS-BIPOLAR design using a single 5V supply
- Full duplex operation with through parity
- Separate management interface (Control Bus)
- Selectable Parity on PHY-MAC Interface and Control Bus Interface
- Two levels of on-chip loopback
- 4B/5B encoder/decoder
- Framing logic
- Elasticity Buffer, Repeat Filter, and Smoother
- Line state detector/generator
- Supports single attach stations, dual attach stations and concentrators with no external logic
- DP83256/56-AP for SAS/DAS single path stations
- P83257 for SAS/DAS single/dual path stations

In addition, the DP83257 contains the additional PHY\_Data.request and PHY\_Data.indicate ports required for concentrators and dual attach, dual path stations.

## DP83266 MACSI™ Device Media Access Controller and System Interface

The DP83266 Media Access Controller and System Interface (MACSI) implements the ANSI X3T9.5 Standard Media Access Control (MAC) protocol for operation in an FDDI token ring and provides a comprehensive System Interface.

The MACSI device transmits, receives, repeats, and strips tokens and frames. It produces and consumes optimized data structures for efficient data transfer. Full duplex architecture with through parity allows diagnostic transmission and self testing for error isolation in point-to-point connections.

The MACSI device includes the functionality of both the DP83261 BMAC device and the DP83265 BSI-2 device with additional enhancements for higher performance and reliability.

## Features

- Over 9 Kbytes of on-chip FIFO
- 5 DMA Channels (2 Output and 3 Input)
- 12.5 MHz to 33 MHz operation
- Full duplex operation with through parity
- Real-time VOID frame stripping indicator for bridges
- On-chip Address bit swapping capability
- 32-bit wide Address/Data path with byte parity
- Programmable transfer burst sizes of 4 or 8 32-bit words
- Receive frame filtering services
- Frame-per-Page mode controllable on each DMA channel
- Demultiplexed Addresses supported on ABus
- New multicast address matching
- ANSI X3T9.5 MAC standard defined ring service options
- Supports all FDDI Ring Scheduling Classes (Synchronous, Asynchronous, etc.)
- Supports Individual, Group, Short, Long, and External Addressing.
- Generates Beacon, Claim, and Void frames
- Extensive ring and station statistics gathering
- Extension for MAC level bridging
- Enhanced SBus compatibility
- Interfaces to DRAMs or directly to system bus
- Supports frame Header/Info splitting
- Programmable Big or Little Endian alignment

## DP83222 CYCLONE Twisted Pair FDDI Stream Cipher Device

## **General Description**

The DP83222 CYCLONE Stream Cipher Scrambler/Descrambler Device is an integrated circuit designed to interface directly with the serial bit streams of a Twisted Pair FDDI PMD. The DP83222 is designed to be fully compatible with the National Semiconductor FDDI Chip Sets, including twisted pair FDDI Transceivers, such as the DP83223A Twisted Pair Transceiver (TWISTER). The DP83222 requires a 125 MHz Transmit Clock and corresponding Receive Clock for synchronous data scrambling and descrambling. The DP83222 is compliant with the ANSI X3T9.5 TP-PMD standard and is required for the reduction of EMI emission over unshielded media. The DP83222 is specified to work in conjunction with existing twisted pair transceiver signalling schemes and enables high bandwidth transmission over Twisted Pair copper media.

## **Features**

- Enables 100 Mbps FDDI signalling over Category 5 Unshielded Twisted Pair (UTP) cable and Type 1 Shielded Twisted Pair (STP)
- Reduces EMI emissions over Twisted Pair media
- Compatible with ANSI X3T9.5 TP-PMD standard
- Requires a single +5V supply
- Transparent mode of operation
- Flexible NRZ and NRZI format options
- Advanced BiCMOS process
- Signal Detect and Clock Detect inputs provided for enhanced functionality
- Suitable for Fiber Optic PMD replacement applications

## DP83223A TWISTER High Speed Networking Transceiver Device

## **General Description**

The DP83223A Twisted Pair Transceiver is an integrated circuit capable of driving and receiving either binary or (MLT-3) encoded datastreams. The DP83223A Transceiver is designed to interface directly with standards compliant FDDI, 100BASE-TX or STS-3c ATM chip sets, allowing low cost data links over copper based media. The DP83223A allows links of up to 100 meters over both Shielded Twisted Pair (STP) and datagrade Unshielded Twisted Pair (UTP) or equivalent. The electrical performance of the DP83223A meets or exceeds all performance parameters specified in the ANSI X3T9.5 TP-PMD standard, the IEEE 802.3 100BASE-TX Fast Ethernet Specification and the ATM Forum 155 Mbps Twisted Pair PMD Interface Specification. The DP83223A also provides important features such as baseline restoration, TRI-STATE® capable transmit outputs, and controlled transmit output edge rates (to reduce EMI radiation) for both binary and MLT-3 modes of operation.

## **Features**

- Compliant with ANSI X3T9.5 TP-PMD standard
- Compliant with IEEE 802.3 100BASE-TX Ethernet draft standard
- Compliant with ATM Forum 155 Mbps Twisted Pair Specification
- Integrated baseline restoration circuit
- Integrated transmitter and receiver with adaptive equalization circuit
- Programmable binary or MLT-3 operation
- Isolated TX and RX power supplies for minimum noise coupling
- Controlled transmit output edge rates for reduced EMI
- TRI-STATE capable current transmit outputs
- Loopback feature for board diagnostics
- Programmable transmit voltage amplitude

## 2.0 Architecture Description

## 2.1 BLOCK OVERVIEW

The PLAYER+ device is comprised of six blocks: Clock Recovery, Receiver, Configuration Switch, Transmitter, Station Management (SMT) Support, and Clock Generation Module as shown in *Figure 2-1*.

## **Clock Recovery**

The Clock Recovery Module accepts a 125 Mbps NRZI data stream from the external PMD receiver. It then provides the extracted and synchronized data and clock to the Receiver block.

The Clock Recovery Module performs the following operations:

- Locks to and tracks the incoming NRZI data stream
- Extracts data stream and synchronized 125 MHz clock

#### Receiver

During normal operation, the Receiver Block accepts serial data as inputs at the rate of 125 Mbps from the Clock Recovery Module. During the Internal Loopback mode of operation, the Receiver Block accepts data directly from the Transmitter Block. The Receiver Block performs the following operations:


- Optionally converts the incoming data stream from NRZI to NRZ.
- · Decodes the data from 5B to 4B coding.
- Converts the serial bit stream into 10-bit bytes composed of 8 bits data, 1 bit parity, and 1 bit control information.
- Compensates for the differences between the upstream station clock and the local clocks.
- Decodes Line States.
- · Detects link errors.
- Presents data symbol pairs (bytes) to the Configuration Switch Block.

#### **Configuration Switch**

An FDDI station may be in one of three configurations: Isolate, Wrap or Thru. The Configuration Switch supports these configurations by switching the transmitted and received data paths between PLAYER+ devices and one or more MACSI devices.

The configuration switch is integrated into the PLAYER+ device, therefore no external logic is required for this function.

Setting the Configuration switch can be done explicitly via the Control Bus Interface or it can be set automatically with the CF\_React SMT Support feature.



## 2.0 Architecture Description (Continued)

#### Transmitter

The Transmitter Block accepts 10-bit bytes composed of 8 bits data, 1 bit parity, and 1 bit control information from the Configuration Switch.

The Transmitter Block performs the following operations:

- Encodes the data from 4B to 5B coding.
- · Filters out code violations from the data stream.
- Generates Idle, Master, Halt, Quiet, or other user defined symbol pairs upon request.
- Converts the data stream from NRZ to NRZI format for transmission.
- Provides smoothing function when necessary.

During normal operation, the Transmitter Block presents serial data to the PMD transmitter. While in Internal Loopback mode, the Transmitter Block presents serial data to the Receiver Block. While in the External Loopback mode, the Transmitter Block presents serial data to the Clock Recovery Module.

#### **Clock Generation Module**

The Clock Generation Module is an integrated phase locked loop that generates all of the required clock signals for the PLAYER + device and an FDDI system from a single 12.5 MHz reference.

The Clock Generation Module features:

- High precision clock timing generated from a single 12.5 MHz reference.
- Multiple precision phased (8 ns/16 ns) 12.5 MHz Local Byte Clocks to eliminate timing skew in large multi-board concentrator configurations.
- LBC timing which is insensitive to loading variations over a wide range (20 pF to 70 pF) of LBC loads.
- A selectable dual frequency system clock.
- Low clock edge jitter, due to high VCO stability.

## Station Management (SMT) Support

The Station Management Support Block provides a number of useful features to simplify the implementation of the Connection Management (CMT) portion of SMT.

These features eliminate the time critical CMT response time constraints imposed by PC\_React and CF\_React times.

Integrated counters and timers eliminate the need for additional external devices.

The following are the CMT features supported:

- PC\_React
- CF\_React
- Auto Scrubbing (TCF Timer)
- Timer, Idle Detection (TID Timer)
- Noise Event Counter (TNE Timer)
- Link Error Monitor (LEM Counter)

## 2.2 INTERFACES

The PLAYER+ device connects to other devices via five functional interfaces: PMD Interface, PHY Port Interface, Control Bus Interface, Clock Interface, and the Miscellaneous Interface.

#### **PMD** Interface

The PMD Interface connects the PLAYER+ device to a standard FDDI Physical Media Connection such as a fiber optic transceiver or a copper twisted pair transceiver. It is a 125 MHz full duplex serial connection.

The DP83256-AP and DP83257 PLAYER + devices contain two PMD interfaces. The Primary PMD Interface should be used for all PMD implementations that do not require an external scrambler/descrambler function, clock recovery function, or clock generation function, such as a Fiber Optic or Shielded Twisted Pair (SDDI) PMD. The second, Alternate PMD Interface can be used to support Unshielded Twisted Pair (UTP) PMDs that require external scrambling, and allows implementation with no external clock recovery or clock generation functions required.

## **PHY Port Interface**

The PHY Port Interface connects the PLAYER+ devices to one or more MAC devices and/or PLAYER+ devices. Each PHY Port Interface consists of two byte-wide interfaces, one for PHY Request data input to the PLAYER+ device and one for the PHY Indicate data output of the PLAYER+ device. Each byte-wide interface consists of a parity bit (odd parity), a control bit, and two 4-bit symbols.

The DP83257 PLAYER + device has two PHY Port Interfaces while the DP83256 has one PHY Port Interface.

## **Control Bus Interface**

The Control Bus Interface connects the PLAYER + device to a wide variety of microprocessors and microcontrollers. The Control Bus is an asynchronous interface which provides access to 64 8-bit registers which monitor and control the behavior of the PLAYER + device.

- The Control Bus Interface allows a user to:
- Configure SMT features.
- Program the Configuration Switch.
- Enable/disable functions within the Transmitter and Receiver Blocks (i.e., NRZ/NRZI Encoder, Smoother, PHY Request Data Parity, Line State Generation, Symbol pair Injection, NRZ/NRZI Decoder, Cascade Mode, etc.).

The Control Bus Interface also can be used to perform the following functions:

- Monitor Line States received.
- Monitor link errors detected by the Receiver Block.
- Monitor other error conditions.

## **Clock Interface**

The Clock Interface is used to configure the Clock Generation Module and to provide the required clock signals for an FDDI system.

The following clock signals are generated:

- 5 phase offset 12.5 MHz Local Byte Clocks
- 25 MHz Local Symbol Clock
- 15.625 or 31.25 MHz System Clock

## **Miscellaneous Interface**

The Miscellaneous Interface consists of:

- A reset signal.
- User definable sense signals.
- User definable enable signals.
- Synchronization for cascading PLAYER + devices (a high-performance non-FDDI mode).
- Device Power and Ground pins.

## **3.0 Functional Description**

The PLAYER+ device is comprised of six blocks: Clock Recovery, Receiver, Transmitter, Configuration Switch, Clock Generation, and Station Management Support.

## 3.1 CLOCK RECOVERY MODULE

The Clock Recovery Module accepts a 125 Mbps NRZI data stream from the external PMD receiver. It then provides the extracted and synchronized data and clock to the Receiver block.

The Clock Recovery Module performs the following operations:

- Locks onto and tracks the incoming NRZI data stream
- Extracts the data stream and the synchronized 125 MHz clock

The Clock Recovery Module is implemented using an advanced digital architecture that replaces sensitive analog blocks with digital circuitry. This allows the PLAYER + device to be manufactured to tighter tolerances since it is less sensitive to processing variations that can adversely affect analog circuits.

The Clock Recovery Module is comprised of 5 main functional blocks:

Digital Phase Detector

Digital Phase Error Processor

Digital Loop Filter

Digital Phase to Frequency Converter

Frequency Controlled Oscillator

See Figure 3-1, Clock Recovery Module Block Diagram.

## DIGITAL PHASE DETECTOR

The Digital Phase Detector has two main functions: phase error detection and data recovery.

Phase error detection is accomplished by a digital circuit that compares the input data (PMID) to an internal phaselocked 125 MHz reference clock and generates a pair of error signals. The first signal is a pulse whose width is equal to the phase error between the input data and a reference clock and the second signal is a 4 ns reference pulse. These signals are fed into the Digital Phase Error Processor block.


The data recovery function converts the incoming encoded data stream (PMID) into synchronized data and clock signals. When the circuit is in lock the rising edge of the recovered clock is exactly centered in the recovered data bit cell.

The digital phase detector uses a common path for phase error detection and data recovery so as to minimize clock Static Alignment Error (SAE). Phase error averaging is also included so that phase errors generated by positive and negative PMID edges equally affect the clock recovery circuit. This greatly improves the immunity to Duty Cycle Distortion (DCD) in the data recovery circuit.

## DIGITAL PHASE ERROR PROCESSOR

The Digital Phase Error Processor is responsible for sampling the Phase Detector's phase error outputs and producing two digital outputs that indicate to the digital loop filter how to adjust for a difference between the data phase and reference phases.

The Phase Error Processor is designed to eliminate the effects of different clock edge densities between data symbols and the various line state symbols on the PLL's loop gain.



Since the loop gain is held constant regardless of the incoming signal edge density, PLL characteristics such as jitter, acquisition rate, locking range etc., are deterministic and show minimal spread under various operating environments. The phase error processor also automatically puts the loop in open-loop-mode when the incoming data stream contains abnormal low edge rates. When the PLL is in open-loopmode, no update is made to the PLL's filter variables in the filter block. The PLL can then use the pretrained frequency and phase contents to perform data recovery. Since the loop is implemented digitally, these values (the frequency and phase variables) are retained. The resolution of the frequency variable is about 1.3 ppm of the incoming frequency. The resolution of the phase variable is about 40 ps.

### DIGITAL LOOP FILTER

The digital loop filter emulates a 1-pole, 1-zero filter and uses an automatic acquisition speed control circuit to dynamically adjust loop parameters.

The digital loop filter takes the phase error indicator signals Data Valid and Up/Down from the Phase Error processor and accumulates errors over a few cycles before passing on the Data Valid and Up/Down signals to the Phase Error to Frequency converter.

The filter has 4 sets of bandwidth and damping parameters which are switched dynamically by an acquisition control circuit. The input Signal Detect (SD) starts the sequence and, thereafter, no user programming is required to finish the sequence.

At the completion of the locking sequence, the loop has the narrowest bandwidth such that the loop produces minimal recovered clock jitter. The PLL can track an incoming frequency offset of approximately  $\pm 200$  ppm. After the acquisition sequence, the equivalent natural frequency of the loop is reduced to about 7 kHz ( $\pm 56$  ppm) of frequency offset.

The automatic tracking mechanism allows the loop to quickly lock onto the initial data stream for data recovery (typically less than 10  $\mu$ s) and yet produce very little recovered clock jitter.

#### PHASE ERROR TO FREQUENCY CONVERTER (Ø-F)

The Phase Error to Frequency Converter takes the Data Valid and Up/Down signals modified by the Digital Loop Filter and converts them to triangle waves. The frequency of the triangle waves is then used to control the Frequency Controlled Oscillator's (FCO) 250 MHz oscillations.

Each valid Up or Down signal causes a partial 7-bit counter (using only 96 counts) to increment or decrement at the  $\varnothing$ -F converter's clock rate of 15.625 MHz (250 MHz/16). When the Data Valid signal is not asserted, the counter holds count.

The counter value is used to produce 3 triangle waves that are offset in phase by 120 degrees. This is done with a special Pulse Density Modulator waveform synthesizer which takes the place of a traditional Digital-Analog converter. The frequency of the triangle waves tells the Frequency Controlled Oscillator how much to adjust oscillation. The phase relationships (leading or lagging) between the 3 signals indicates the direction of change.

The minimum frequency of the triangle waves is 0 and corresponds to the case when the PLL is in perfect lock with the incoming signal.

The maximum frequency that the  $\emptyset$  –F converter can produce determines the locking range of the PLL. In this case the maximum frequency of each triangle wave is 162.76 kHz, which is produced when the  $\emptyset$  –F converter gets a continuous count in one direction that is valid every  $\emptyset$  –F converter clock cycle of 15.625 MHz (250 MHz/16). The triangle waves have an amplitude resolution of 48 digital steps, so a full rising and falling period takes 96 counts which produces a maximum frequency of 162.76 kHz (1/(1/15.625 kHz \* 96)).

The 96 digital counts of the triangle waves also lead to a very fine PLL phase resolution of 42 ps (4 ns/96 counts). This high phase resolution is achieved using very low frequency signals, in contrast to a standard PLL which must operate at significantly higher frequencies than the data being tracked to achieve such high phase resolution.

#### FREQUENCY CONTROLLED OSCILLATOR (FCO)

The frequency controlled oscillator produces a 250 MHz clock that, when divided by 2, is phase locked to the incoming data's clock.

The FCO uses three 250 MHz reference clock signals from the Clock Generation Module and three 0 Hz to 162.76 kHz error clock signals from the Phase Error to Frequency Converter as inputs. Each signal in a triplet is 120 degrees phase shifted from the next.

Each corresponding pair (one 250 MHz and one error signal) of signals is mixed together using an amplitude switching modulator, with the error signal modulating the reference. All of the outputs are then summed together to produce the final 250 MHz  $+f_m$  phase locked clock signal, where  $f_m$  is the error frequency.

## 3.2 RECEIVER BLOCK

During normal operation, the Receiver Block accepts serial data input at the rate of 125 Mbps from the Clock Recovery Module. During the Internal Loopback mode of operation, the Receiver Block accepts input data from the Transmitter Block.

The Receiver Block performs the following operations:

- Optionally converts the incoming data stream from NRZI to NRZ.
- Decodes the data from 5B to 4B coding.
- Converts the serial bit stream into the National byte-wide code.
- Compensates for the differences between the upstream station clock and the local clock.
- Decodes Line States.
- Detects link errors.
- Presents data symbol pairs to the Configuration Switch Block.

The Receiver Block consists of the following functional blocks:

NRZI to NRZ Decoder

Shift Register

Framing Logic

Symbol Decoder

Line State Detector

Elasticity Buffer

Link Error Detector

See Figure 3-2.

## NRZI TO NRZ DECODER

The NRZI to NRZ Decoder converts Non-Return-To-Zero-Invert-On-Ones data to Non-Return-To-Zero format.

NRZ format data is the natural data format that the receiver block utilizes internally, so this function is required when the standard NRZI format data is fed into the device. The receiver block can bypass this conversion function in the case where an alternate data source outputs NRZ format data.

This function can be enabled and disabled through bit 7 (RNRZ) of the Mode Register (MR). When the bit is cleared, it converts the incoming bit stream from NRZI to NRZ. This is the normal configuration required. When the bit is set, the incoming NRZ bit stream is passed unchanged.

## SHIFT REGISTER


The Shift Register converts the serial bit stream into symbol-wide data for the 5B/4B Decoder.

The Shift Register also provides byte-wide data for the Framing Logic.

#### FRAMING LOGIC

The Framing Logic performs the Framing function by detecting the beginning of a frame or the Halt-Halt or Halt-Quiet symbol pair.

The J-K symbol pair (11000 10001) indicates the beginning of a frame during normal operation. The Halt-Halt (00100 00100) and Halt-Quiet (00100 00000) symbol pairs are detected for Connection Management (CMT).



Framing may be temporarily suspended (i.e. framing hold), in order to maintain data integrity.

#### **Detecting JK**

The JK symbol pair can be used to detect the beginning of a frame during Active Line State (ALS) and Idle Line State (ILS) conditions.

While the Line State Detector indicates Idle Line State the receiver "reframes" upon detecting a JK symbol pair and enters the Active Line State.

During Active Line State, acceptance of a JK symbol (reframing) is allowed for any on-boundary JK which is detected at least 1.5 byte times after the previous JK.

During Active Line State, once reframed on a JK, a subsequent off-boundary JK is ignored, even if it is detected beyond 1.5 byte times after the previous JK.

During Active Line State, an Idle or Ending Delimiter (T) symbol will allow reframing on any subsequent JK, if a JK is detected at least 1.5 byte times after the previous JK.

## Detecting HALT-HALT AND HALT-QUIET

During Idle Line State, the detection of a Halt-Halt, or Halt-Quiet symbol pair will still allow the reframing of any subsequent on-boundary JK.

Once a JK is detected during Active Line State, off-boundary Halt-Halt, or Halt-Quiet symbol pairs are ignored until the Elasticity Buffer (EB) has an opportunity to recenter. They are treated as violations.

After recentering on a Halt-Halt, or Halt-Quiet symbol pair, all off boundary Halt-Halt or Halt-Quiet symbol pairs are ignored until the EB has a chance to recenter during a line state other than Active Line State (which may be as long as 2.8 byte times).

#### SYMBOL DECODER

The Symbol Decoder is a two level system. The first level is a 5-bit to 4-bit converter, and the second level is a 4-bit symbol pair to byte-wide code converter.

The first level latches the received 5-bit symbols and decodes them into 4-bit symbols. Symbols are decoded into two types: data and control. The 4-bit symbols are sent to the Line State Detector and the second level of the Symbol Decoder. See Table 3-1 for the 5B/4B Symbol Decoding list.

The second level translates two symbols from the 5B/4B converter and the line state information from the Line State Detector into the National byte-wide code.

### LINE STATE DETECTOR

The ANSI X3T9.5 FDDI Physical Layer (PHY) standard specifies eight Line States that the Physical Layer can transmit. These Line States are used in the Connection Management process. They are also used to indicate data within a frame during normal operation.

The Line States are reported through the Current Receive State Register (CRSR), Receive Condition Register A (RCRA), and Receive Condition Register B (RCRB).

TABLE	3-1. 5B/4B Symbol	Decoding
Symbol	Incoming 5B	Decoded 4B
0	11110	0000
1	01001	0001
2	10100	0010
3	10101	0011
4	01010	0100
5	01011	0101
6	01110	0110
7	01111	0111
8	10010	1000
9	10011	1001
А	10110	1010
В	10111	1011
С	11010	1100
D	11011	1101
Е	11100	1110
F	11101	1111
l (Idle)	11111	1010
H (Halt)	00100	0001
JK (Starting	11000 and	1101
Delimiter)	10001	
T (Ending	01101	0101
Delimiter)		
R (Reset)	00111	0110
S (Set)	11001	0111
Q (Quiet)	00000	0010
V (Violation)	00001	0010
V	00010	0010
V	00011	0010
v	00101	0010
v	00110	0010
V	01000	0010
V	01100	0010
V	10000	0010

ADIE 0.1 ED/4D Cumbel Deseding

**Note:** V' denotes PHY Invalid or an Elasticity Buffer stuff byte I' denotes Idle symbol in ILS or an Elasticity Buffer stuff byte

## LINE STATES DESCRIPTION

## Active Line State

The Line State Detector recognizes the incoming data to be in the Active Line State upon the reception of the Starting Delimiter (JK symbol pair).

The Line State Detector continues to indicate Active Line State while receiving data symbols, Ending Delimiter (T symbols), and Frame Status symbols (R and S) after the JK symbol pair.

## Idle Line State

The Line State Detector recognizes the incoming data to be in the Idle Line State upon the reception of 2 Idle symbol pairs nominally (plus up to 9 bits of 1 in start up cases).

Idle Line State indicates the preamble of a frame or the lack of frame transmission during normal operation. Idle Line State is also used in the handshake sequence of the PHY Connection Management process.

## 3.0 Functional Description (Continued) Super Idle Line State

The Line State Detector recognizes the incoming data to be in the Super Idle Line State upon the reception of 8 consecutive Idle symbol pairs nominally (plus 1 symbol pair).

The Super Idle Line State is used to insure synchronization of PCM signalling.

## No Signal Detect

The Line State Detector recognizes the incoming data to be in the No Signal Detect state upon the deassertion of the Signal Detect signal or lack of internal clock detect from the Clock Recovery Module, and reception of 8 Quiet symbol pairs nominally. No Signal Detect indicates that the incoming link is inactive. This is the same as receiving Quiet Line State (QLS).

## Master Line State

The Line State Detector recognizes the incoming data to be in the Master Line State upon the reception of eight consecutive Halt-Quiet symbol pairs nominally (plus up to 2 symbol pairs in start up cases).

The Master Line State is used in the handshaking sequence of the PHY Connection Management process.

## Halt Line State

The Line State Detector recognizes the incoming data to be in the Halt Line State upon the reception of eight consecutive Halt symbol pairs nominally (plus up to 2 symbol pairs in start up cases).

The Halt Line State is used in the handshaking sequence of the PHY Connection Management process.

## **Quiet Line State**

The Line State Detector recognizes the incoming data to be in the Quiet Line State upon the reception of eight consecutive Quiet symbol pairs nominally (plus up to 9 bits of 0 in start up cases).

The Quiet Line State is used in the handshaking sequence of the PHY Connection Management process.

#### Noise Line State

The Line State Detector recognizes the incoming data to be in the Noise Line State upon the reception of 16 noise symbol pairs without entering any known line state.

The Noise Line State indicates that data is not being received correctly.

#### Line State Unknown

The Line State Detector recognizes the incoming data to be in the Line State Unknown state upon the reception of 1 inconsistent symbol pair (i.e. data that is not expected). This may signify the beginning of a new line state.

Line State Unknown indicates that data is not being received correctly. If the condition persists the Noise Line State (NLS) may be entered.

#### ELASTICITY BUFFER

The Elasticity Buffer performs the function of a "variable depth" FIFO to compensate for phase and frequency clock skews between the Receive Clock (RXC $\pm$ ) and the Local Byte Clock (LBC).

Bit 5 (EBOU) of the Receive Condition Register B (RCRB) is set to 1 to indicate an error condition when the Elasticity Buffer cannot compensate for the clock skew.

The Elasticity Buffer will support a maximum clock skew of 50 ppm with a maximum packet length of 4500 bytes.

To make up for the accumulation of frequency disparity between the two clocks, the Elasticity Buffer will insert or delete Idle symbol pairs in the preamble. Data is written into the byte-wide registers of the Elasticity Buffer with the Receive Clock, while data is read from the registers with the Local Byte Clock.

The Elasticity Buffer will recenter (i.e. set the read and write pointers to a predetermined distance from each other) upon the detection of a JK or every four byte times during PHY Invalid (i.e. MLS, HLS, QLS, NLS, NSD) and Idle Line State. The Elasticity Buffer is designed such that a given register cannot be written and read simultaneously under normal operating conditions. To avoid metastability problems, the EB overflow event is flagged and the data is tagged before the over/under run actually occurs.

#### LINK ERROR DETECTOR

The Link Error Detector provides continuous monitoring of an active link (i.e. during Active and Idle Line States) to insure that it does not exceed the maximum Bit Error Rate requirement as set by the ANSI standard for a station to remain on the ring.

Upon detecting a link error, the internal 8-bit Link Error Monitor Counter is decremented. The start value for the Link Error Monitor Counter is programmed through the Link Error Threshold Register (LETR). When the Link Error Monitor Counter reaches zero, bit 4 (LEMT) of the Interrupt Condition Register (ICR) is set to 1. The current value of the Link Error Monitor Counter can be read through the Current Link Error Count Register (CLECR). For higher error rates the current value is an approximate count because the counter rolls over.

There are two ways to monitor Link Error Rate: polling and interrupt.

#### Polling

The Link Error Monitor Counter can be set to a large value, like FF. This will allow for the greatest time between polling the register. This start value is programmed through the Link Error Threshold Register (LETR).

Upon detecting a link error, the Line Error Monitor Counter is decremented.

The Host System reads the current value of the Link Error Monitor Counter via the Current Link Error Count Register (CLECR). The Counter is then reset to FF.

#### Interrupt

The Link Error Monitor Counter can be set to a small value, like 5 to 10. This start value is programmed through the Link Error Threshold Register (LETR).

Upon detecting a link error, the Line Error Monitor Counter is decremented. When the counter reaches zero, bit 4 (LEMT) of the Interrupt Condition Register (ICR) is set to 1, and the interrupt signal goes low, interrupting the Host System.

#### **Miscellaneous Items**

When bit 0 (RUN) of the Mode Register (MR) is set to zero, or when the PLAYER+ device is reset through the Reset pin ( $\sim$ RST), the internal signal detect line is internally forced to zero and the Line State Detector is set to Line State Unknown and No Signal Detect.

## 3.3 TRANSMITTER BLOCK

The Transmitter Block accepts 10-bit bytes consisting of 8 bits data, 1 bit parity, and 1 bit control information, from the Configuration Switch.

The Transmitter Block performs the following operations:


- Encodes the data from 4B to 5B coding.
- Filters out code violations from the data stream.
- Is capable of generating Idle, Master, Halt, Quiet, or other user defined symbol pairs.
- Converts the data stream from NRZ to NRZI for transmission.
- Serializes data.

During normal operation, the Transmitter Block presents serial data to a PMD transmitter. While in Internal Loopback mode, the Transmitter Block presents serial data to the Receiver Block. While in the External Loopback mode, the Transmitter Block presents serial data to the Clock Recovery Module.

The Transmitter Block consists of the following functional blocks:

Data Registers Parity Checker 4B/5B Encoder Repeat Filter Smoother Line State Generator Injection Control Logic Shift Register NRZ to NRZI Encoder

See Figure 3-3, Transmitter Block Diagram.



## DATA REGISTERS

Data from the Configuration Switch is stored in the Data Registers. The 10-bit byte-wide data consists of a parity bit, a control bit, and two 4-bit data symbols as shown below.

b9	b8	b7	b0
Parity Bit	Control Bit	Data Bits	

### FIGURE 3-4. Byte-Wide Data

The parity is odd parity. The control bit determines whether the Data bits represent Data or Control information. When the control bit is 0 the Data field is interpreted as data and when it is 1 the field is interpreted as control information according to the National Semiconductor control codes.

## PARITY CHECKER

The Parity Checker verifies that the parity bit in the Data Register represents odd parity (i.e. odd number of 1s).

The parity is enabled and disabled through bit 6 (PRDPE) of the Current Transmit State Register (CTSR).

If a parity error occurs, the Parity Checker will set bit 0 (DPE) in the Interrupt Condition Register (ICR) and report the error to the Repeat Filter.

## 4B/5B ENCODER

The 4B/5B Encoder converts the two 4-bit data symbols from the Configuration Switch into their respective 5-bit codes.

See Table 3-2 for the Symbol Encoding list.


TABLE 3-2. 4B/5B Symbol Encoding							
Symbol	4B Code	5B Code					
0	0000	11110					
1	0001	01001					
2	0010	10100					
3	0011	10101					
4	0100	01010					
5	0101	01011					
6	0110	01110					
7	0111	01111					
8	1000	10010					
9	1001	10011					
А	1010	10110					
В	1011	10111					
С	1100	11010					
D	1101	11011					
E	1110	11100					
F	1111	11101					
Ν	0000	11110 or					
		11111					
JK (Starting	1101	11000 and					
Delimiter)		10001					
T (Ending	0100 or	01101					
Delimiter)	0101						
R (Reset)	0110	00111					

Note: The upper group of symbols are sent with the Control/Data pin set to Data, while the bottom grouping of symbols are sent with the Control/Data pin set to Control.

#### REPEAT FILTER

The Repeat Filter is used to prevent the propagation of code violations to the downstream station.

Upon receiving violations in data frames, the Repeat Filter replaces them with two Halt symbol pairs followed by Idle symbols. Thus the code violations are isolated and recovered at each link and will not be propagated throughout the entire ring.



#### TABLE 3-3. Abbreviations used in the Repeat Filter State Diagram

F_IDLE:	Force Idle_true when not in Active Transmit Mode.
W:	Represents the symbols R, or S, or T
~ TPARITY:	Parity error
nn :	Data symbols (for $C = 0$ in the PHY-MAC interface)
N:	Data portion of a control and data symbol mixture
X:	Any symbol (i.e. don't care)
V':	Violation symbols or symbols inserted by the Receiver Block
۱′:	Idle symbols or symbols inserted by the Receiver Block
ALSZILSZ:	Active Line State or Idle Line State (i.e. PHY Invalid)
~ ALSZILSZ:	Not in Active Line State nor in Idle Line State (i.e. PHY Valid)
H:	Halt Symbol
R:	Reset Symbol
S:	Set Symbol
T:	Frame ending delimiter
JK:	Frame start delimiter
l:	Idle symbol (Preamble)
V:	Code violations

The Repeat Filter complies with the FDDI standard by observing the following (see *Figure 3-5*):

- In Repeat State, violations cause transitions to Halt State and two Halt symbol pairs are transmitted (unless JK or Ix occurs) followed by transition to Idle State.
- When Ix is encountered, the Repeat Filter goes to the Idle State, during which Idle symbol pairs are transmitted until a JK is encountered.
- 3. The Repeat Filter goes to the Repeat State following a JK from any state.

The END State, which is not part of the FDDI PHY standard, allows an R or S prior to a T within a frame to be recognized as a violation. It also allows NT to end a frame as opposed to being treated as a violation.

## SMOOTHER

The Smoother is used to keep the preamble length of a frame to a minimum of 6 Idle symbol pairs.

Idle symbols in the preamble of a frame may have been added or deleted by each station to compensate for the difference between the Receive Clock and its Local Clock. The preamble needs to be maintained at a minimum length to allow stations enough time to complete processing of one frame and prepare to receive another. Without the Smoother function, the minimum preamble length (6 Idle symbol pairs) cannot be maintained as several stations may consecutively delete Idle symbols.

The Smoother attempts to keep the number of Idle symbol pairs in the preamble at 7 by:

 Deleting an Idle symbol pair in preambles which have more than 7 Idle symbol pairs

#### and/or

• Inserting an idle symbol pair in preambles which have less than 7 idle symbol pairs (i.e. Extend State).

The Smoother Counter starts counting upon detecting an Idle symbol pair. It stops counting upon detecting a JK symbol pair.

Figure 3-6 describes the Smoother state diagram.

## LINE STATE GENERATOR


The Line State Generator allows the transmission of the PHY Request data and can also generate and transmit Idle, Master, Halt, or Quiet symbol pairs which can be used to implement the Connection Management procedures as specified in the FDDI Station Management (SMT) standard document.

Based on the setting of these bits, the Transmitter Block operates in a Transmit Mode where the Line State Generator overwrites the Repeat Filter and Smoother outputs.

See INJECTION CONTROL LOGIC section for a listing of the injection Transmit Modes.

Table 3-4 describes the Transmit Modes.

<b>TABLE 3-4. T</b>	ransmit Modes
Transit Mode	Behavior
Active Transmit Mode	Transmit data that comes from Configuration Switch
Off Transmit Mode	Transmit Quiet symbol pairs and disable the PMD Transmitter
Idle Transmit Mode	Transmit Idle symbol pairs
Master Transmit Mode	Transmit Halt-Quiet symbol pairs
Quiet Transmit Mode	Transmit Quiet symbol pairs
Reserved Transmit Mode	Reserved for future use. If Mode selected, Quiet symbol pairs will be transmitted.
Halt Transmit Mode	Transmit Halt Symbol pairs



## INJECTION CONTROL LOGIC

The Injection Control Logic replaces the data stream with a programmable symbol pair. This function is used to transmit data other than the normal data frame or Line States. The injection modes can be used for station diagnostic software.

The Injection Symbols overwrite the Line State Generator (Transmit Modes) and the Repeat Filter and Smoother outputs.

These programmable symbol pairs are stored in the Injection Symbol Register A (ISRA) and Injection Symbol Register B (ISRB). The Injection Threshold Register (IJTR) determines where the Injection Symbol pair will replace the data symbols.

The Injection Control Logic is programmed through the bits 0 and 1 (IC<1:0>) of the Current Transmit State Register (CTSR) to one of the following Injection Modes (see *Figure 3-7*):

- 1. No Injection (i.e. normal operation)
- 2. One Shot
- 3. Periodic
- 4. Continuous

4. 00111110003

In the No Injection mode, the data stream is transmitted unchanged.

In the One Shot mode, ISRA and ISRB are injected once on the nth byte after a JK, where n is the programmed value specified in the Injection Threshold Register.

In the Periodic mode, ISRA and ISRB are injected every nth symbol.


In the Continuous mode, all data symbols are replaced with the content of ISRA and ISRB. This is the same as periodic mode with IJTR = 0.

#### SHIFT REGISTER

The Shift Register converts encoded parallel data to serial data. The parallel data is clocked into the Shift Register by the Local Byte Clock (LBC1), and clocked out by the Transmit Bit Clock (TXC $\pm$ ) (externally available on the DP83257.)

## NRZ TO NRZI ENCODER

The NRZ to NRZI Encoder converts the serial Non-Return-To-Zero data to Non-Return-To-Zero-Invert-On-One format. This function can be enabled and disabled through bit 6 (TNRZ) of the Mode Register (MR). When programmed to "0", it converts the bit stream from NRZ to NRZI. When programmed to "1", the bit stream is transmitted NRZ.




## **3.4 CONFIGURATION SWITCH**

The Configuration Switch consists of a set of multiplexers and latches which allow the PLAYER + device to configure the data paths without any external logic. The Configuration Switch is controlled through the Configuration Register (CR).

The Configuration Switch has four internal buses: the A\_Request bus, the B\_Request bus, the Receive bus, and the PHY\_Invalid bus. The two Request buses can be driven by external input data connected to the external PHY Port interface. The Receive bus is internally connected to the Receive Block of the PLAYER+ device, while the PHY\_Invalid bus has a fixed 10-bit SMT PHY Invalid connection (LSU) pattern (1 0011 1010), which is useful during the connection process.

The configuration switch also has three internal multiplexers, each can select any of the four buses to connect to its respective data path. The first two are PHY Port interface output data paths, A\_Indicate and B\_Indicate, that can drive output data paths of the external PHY Port interface. The third output data path is connected internally to the Transmit Block.

The Configuration Switch is the same on the DP83256 device, the DP83256-AP device, and the DP83257 device. However, the DP83257 has two PHY Port interfaces connected to the Configuration Switch, whereas the DP83256 and DP83256-AP have one set of PHY port interfaces. The DP83257 uses the A\_Request and A\_Indicate paths as one PHY Port interface and the B\_Request and B\_Indicate paths as the other PHY Port interface (See *Figure 3-8*). The DP83256 and DP83256-AP, having one port interface, use the B\_Request and A\_Indicate paths as its external port. The A\_Request and B\_Indicate paths as its external port. The A\_Request and B\_Indicate paths and are not used by the device (See *Figure 3-9*).




## STATION CONFIGURATIONS

## Single Attach Station (SAS)

The Single Attach Station can be connected to either the Primary or Secondary ring via a Concentrator. Only 1 MAC is needed in a SAS.

The DP83256, DP83256-AP, and DP83257 can be used in a Single Attach Station. The DP83256 and DP83256-AP can be connected to the MAC via its only PHY Port interface. The DP83257 can be connected to the MAC via either one of its 2 PHY Port Interfaces.

See Figure 3-10 and Figure 3-11.



## Dual Attach Station(DAS)

A Dual Attach Station can be connected directly to the dual ring, or, optionally to a concentrator. There are two types of Dual Attach Stations: DAS with a single MAC and DAS with two MAC layers. See *Figure 3-12* and *Figure 3-13*.

Two DP83256 or DP83256-AP parts can be connected together to build a Dual Attach Station, however this configuration does not support the optional Thru\_B configuration. When the optional Thru\_B configuration is desired, it is recommended that the DP83257 be used.

A DAS with a single MAC and two paths can be configured as follows (see *Figure 3-12*):


- B Indicate data of PHY\_A is connected to A Request input of PHY\_B. B\_Request input of PHY\_A is connected to A Indicate output of PHY\_B.
- The MAC can be connected to either the A Request input and the A Indicate output of PHY\_A or the B Request input and the B Indicate output of PHY\_B.

A DAS with a single MAC and one path using the DP83256 or DP83256-AP can be configured as follows (see *Figure 3-13*):

- B\_Request input of PHY\_A is connected to A Indicate output of PHY\_B.
- The MAC is connected to the B Request input of PHY\_B and the A\_Indicate output of PHY\_A.

A DAS with dual MACs can be configured as follows (see *Figure 3-14*):

- B Indicate data of PHY\_A is connected to A Request input of PHY\_B. B\_Request input of PHY\_A is connected to A Indicate output of PHY\_B.
- MAC\_1 is connected to the B\_Indicate output and the B\_Request Input of PHY\_B.
- MAC\_2 is connected to the A\_Indicate output and the A\_Request Input of PHY\_A.



## CONCENTRATOR CONFIGURATIONS

There are 2 types of concentrators: Single Attach and Dual Attach. These concentrators can be designed with or without MAC(s). The configuration is determined based upon its type and the number of active MACs in the concentrator.

Using the  $\mathsf{PLAYER}+$  device, a concentrator can be built with many different configurations without any external logic.

The DP83256, DP83256-AP, and DP83257 can be used to build a Single Attach concentrator.

See Application Note AN-675, Designing FDDI concentrators and Application Note AN-741, Differentiating FDDI concentrators for further information.

## Concepts

A concentrator is comprised of 2 parts: the Dual Ring Connect portion and the Master Ports.

The Dual Ring Connection portion connects the concentrator to the dual ring directly or to another concentrator. If the concentrator is connected directly to the dual ring, it is a part of the "Dual Ring of Trees". If the concentrator is connected to another concentrator, it is a "Branch" of the "Dual Ring of Trees".

The Master Ports connect the concentrator to its "Slaves", or S-class, Single Attach connections. A slave could be a Single Attach Station or another concentrator (thus forming another Branch of the Dual Ring Tree).

When a MAC in a concentrator is connected to the primary or secondary ring, it is required to be situated at the exit port of that ring (i.e. its PH\_IND is connected to the IND Interface of the last Master Port in the concentrator (PHY\_M n) that is connected to that ring).

A concentrator can have two MACs, one connected to the primary ring and one to the secondary ring. In addition, roving MACs can be included in the concentrator configuration. A roving MAC can be used to test the stations connected to the concentrator before allowing them to join the dual ring. This may require external multiplexers, if used in conjunction with two other MAC layers.

## Single Attach Concentrator

A Single Attach concentrator is a concentrator that has only one PHY at the dual ring connect side. It cannot, therefore, be connected directly to the dual ring. A Single Attach concentrator is a branch to the dual ring tree. It is connected to the ring as a slave of another concentrator.

Multiple Single Attach concentrators can be connected together hierarchically to build a multiple levels of branches in a dual ring.

The Single Attach concentrator can be connected to either the primary or secondary ring depending on the connection with its concentrator (the concentrator that it is connected to as a slave).

*Figure 3-15* shows a Single Attach concentrator with a single MAC.

#### **Dual Attach Concentrator**

A Dual Attach concentrator is a concentrator that has two PHYs on the dual ring connect side. It is connected directly to the dual ring and is a part of the dual ring tree.

The Dual Attach concentrator is connected to both the primary and secondary rings.

#### **Dual Attach Concentrator with Single MAC**


*Figure 3-16* shows a Dual Attach concentrator with a single MAC.

Because the concentrator has one MAC, it can only transmit and receive frames on the ring to which the MAC is connected. The concentrator can only repeat frames on the other ring.

#### **Dual Attach Concentrator with Dual MACs**

*Figure 3-17* shows a Dual Attach concentrator with dual MACs.

Because the concentrator has two MACs, it can transmit and receive frames on both the primary and secondary rings.



## 3.5 CLOCK GENERATION MODULE

The Clock Generation Module is an integrated phase locked loop that generates all of the required clock signals for the PLAYER+ device and the rest of an FDDI system from a single 12.5 MHz reference.

The Clock Generation Module features:

- High precision clock timing generated from a single 12.5 MHz reference.
- Multiple precision phased (8 ns/16 ns) 12.5 MHz Local Byte Clocks to eliminate timing skew in large multi-board concentrator configurations.
- LBC timing which is insensitive to loading variations over a wide range (20 pF to 70 pF) of LBC loads.
- · A selectable dual frequency system clock.
- Low clock edge jitter, due to high VCO stability.

The Clock Generation Module is comprised of 6 main functional blocks:

Reference Selector

Phase Comparator

Loop Filter

250 MHz Voltage Controlled Oscillator

Output Phasing and Divide by 10

See Figure 3-18, Clock Generation Module Block Diagram.


#### REFERENCE SELECTOR

The Reference Selector block allows the user to choose between 2 sources for the Clock Generation Module's 12.5 MHz reference clock.

The simplest reference clock source option is to use an external 12.5 MHz reference signal fed into the REF\_IN input. This input can come from a crystal oscillator module or from a Local Byte Clock generated by another PLAYER+ device. Using the appropriate crystal oscillator ensures correct operating frequency without having to adjust any discrete components.

Using an LBC clock from another PLAYER+ device allows one PLAYER+ device to create a master clock to which other PLAYER+ devices in a system can be synchronized.

Another reference clock source option is a local 12.5 MHz crystal circuit. An example crystal circuit with component values is shown in *Figure 3-19.* This circuit is designed to operate with a crystal that has a C<sub>L</sub> of 15 pF. The capacitor values may need to be slightly adjusted for an individual application to accomodate differences in parasitic loading.




## PHASE COMPARATOR

The Phase Comparator uses two signal inputs: the selected 12.5 MHz reference from the Reference Select Block and a Local Byte Clock that has been selected for the feedback input, FBK\_IN. Typically, LBC1 is used as the feedback clock.

The Phase Comparator generates a pulse of current that is proportional to the phase difference between the two signals. The current pulses are used to charge and discharge a control voltage on the internal Loop Filter. This control voltage is used to minimize the phase difference between the two signals.

## LOOP FILTER

The Loop Filter is a simple internal filter made up of one capacitor in parallel with a serial capacitor and resistor combination. One end of the filter is connected to Ground and the other node is driven by the Phase Comparator and controls the internal 250 MHz Voltage Controlled Oscillator. This node can be examined for diagnostic purposes on the LPFLTR pin when the FLTREN bit of the CGMREG register is enabled. The LPFLTR pin is provided for diagnostic purposes only and should not be connected in any application.



The voltage on the Loop Filter is set by the current pulses generated by the Phase Comparator. The voltage on the Loop Filter node controls the frequency of the 250 MHz VCO.

## 250 MHZ VOLTAGE CONTROLLED OSCILLATOR (VCO)

The internal Voltage Controlled Oscillator is a low gain VCO whose primary frequency of oscillation centers around 250 MHz. The VCO produces little clock jitter due to its exceptional stability under all circumstances.

The VCO's output frequency is proportional to the voltage on the Loop Filter node.

## OUTPUT PHASING

The Output Phasing block is a precision clock division circuit that produces clock signals of 4 distinct frequencies. Within the 12.5 MHz frequency, 5 clock signals with selectable 8 ns or 16 ns phase difference are produced.

The following clock signals are produced:

System Clock (CLK16/CLK32)

Local Symbol Clock (LSC) Local Byte Clocks 1–5 (LBCn) (Divide by 10)

## System Clock (CLK16/CLK32)

The System Clock is provided as an extra set of clock frequencies that may be used as a clock for non-FDDI chipset portions of a system or as a higher frequency System Interface clock for the MACSI device. This clock is derived by dividing the 125 MHz clock by 8 or 4 times.

The frequency is selectable through the CLKSEL bit of the MODE2 register. The output has built-in glitch suppression so that changing the CLKSEL bit will not result in glitches appearing at the output.

## Local Symbol Clock (LSC)

The Local Symbol Clock is a 40% HIGH/60% LOW duty cycle clock provided for use by the MACSI device and any external logic that needs to be synchronized to the Symbol timing.

This clock is derived by dividing the 125 MHz clock by 5.

#### Local Byte Clocks 1-5 (LBCn)

The Local Byte Clocks are provided for use by the MACSI device, by any external logic that needs to be synchronized to the Byte timing, and for use in concentrators to synchronize the timing between multiple PLAYER + devices.

These clocks are derived by dividing the 125 MHz clock by 10. The different phase relationships between the LBCs are achieved by tapping off of different outputs of a Johnson counter inside the Output Phasing block.

The phase relationship (separation by 8 ns or 16 ns) of the LBCs is selected using the PH\_SEL pin.

One of the LBCs must be used as the source of the feedback input, FBK\_IN, which requires a 12.5 MHz frequency. When the PLAYER+ device is using a crystal as a reference it does not matter which LBC is used as the feedback input. Typically the least loaded LBC is used. However, when using an external reference that is supplied by another PLAYER+ device, it is important to select the LBC that keeps your system properly synchronized. Typically, all devices will use LBC1 as the feedback input.

#### 3.6 STATION MANAGEMENT SUPPORT

The Station Management Support Block provides a number of useful features to simplify the implementation of the Connection Management (CMT) portion of SMT.

These features eliminate the most severe CMT response time constraints imposed by the PC\_React and CF\_React times. The many integrated counters and timers also eliminate the need for additional external devices.

The following CMT features are supported:

- PC\_React
- CF\_React
- Auto Scrubbing (TCF Timer)
- Timer, Idle Detection (TID Timer)
- Noise Event Counter (TNE Timer)
- Link Error Monitor (LEM Counter)

#### PC\_REACT

PC\_React is one of the timing restrictions imposed by Connection Management (CMT). It is one of the two most critical timing restrictions imposed (the other being CF\_React.)

The ANSI SMT standard states that "PC\_React is the maximum time for PCM [Physical Connection Management] to make a state transition to PC\_Break when QLS, a fault condition, or PC\_Start signal is present. This maximum time also places a limit on the time to react to a PC\_Stop signal. This limitation does not apply to any other PCM transitions." PC\_React puts a sharp time limit on how long it takes to transition to the PC\_Break state and transmit the correct line state when a PC\_Break transition is required. The range for the time is PC\_React  $\leq 3.0$  ms and has a

The range for the timer is PC\_React  $\leq$  3.0 ms and has a default value equal to 3.0 ms.

The PLAYER+ device contains a Trigger Definition Register and a set of CMT Condition Registers that can be used to satisfy the PC\_React timing.

The Trigger Definition Register (TDR) controls two functions. First, it allows the selection of the line state(s) on which to trigger (SILS, MLS, HLS...). For PC\_React, the line states used would be the ones that caused a transition to the PC\_Break state from the current PCM state.

Second, it allows specification of a line state to be transmitted when the trigger condition is met. For PC\_React, this is the line state that needs to be transmitted when a transition to the PC\_Break state occurs, which is Quiet Line State (QLS).

The set of CMT Condition registers controls interrupt generation when a trigger condition occurs. The CMT Condition Register set includes a CMT Condition Register (CMTCR), a CMT Condition Comparison Register (CMTCCR), and a CMT Condition Mask Register (CMTCMR).

Line state triggering for PC\_React is enabled by selecting line states to trigger on from the Trigger Definition Register (TDR) bits 3-7.

The Trigger Condition Occurred (TCO) bit of the CMTCR is automatically set when the trigger condition specified by the TDR register is met.

The line state specified by the Trigger Definition Register (TDR) bits 0-2 is then loaded into the Current Transmit Mode Register (CTSR), causing the line state to be transmitted.

If the TCO Mask (TCOM) bit of the CMTCMR is set, then whenever the CMTCR.TCO bit becomes set the Receive Condition Register B's Connection Service Event (RCRB.CSE) bit will be set. This allows an interrupt to be generated for the trigger event.

As an example, suppose the PCM state machine is in the ACTIVE state. From this state, if a Halt Line State (HLS) or Quiet Line State (QLS) is detected, or the Noise Threshold is reached, the state machine must move to the PC\_Break state and begin transmitting QLS. To implement this behavior when the PC\_ACTIVE state is entered, set TDR.TTM2-0 to 110 (Quiet Transmit), set TDR.TOHLS, TDR.TOQLS, and TDR.TONT and reset all other bits (TO-SILS and TOMLS). Also set CMTCMR.TCOM if an interrupt is desired.

#### CF\_REACT

CF\_React is one of the timing restrictions imposed by Connection Management (CMT). It is one of the two most critical timing restrictions imposed (the other being PC\_React).

The ANSI SMT standard states that "CF\_React is the maximum time for CFM [Configuration Management] to reconfigure to remove a non-Active connection from the token path."

The range for the timer is CF\_React  $\leq$  3.0 ms and has a default value equal to 3.0 ms.

The PLAYER + device contains a Trigger Transition Configuration Register and a set of CMT Condition Registers that can be used to satisfy the CF\_React timing.

he Trigger Transition Configuration Register (TTCR) holds the new configuration switch settings to be loaded into the Configuration Register (CR) when a trigger condition occurs.

Enabling line state triggering with the Trigger Definition Register (TDR) bits 3–7 also enables the CF\_React response. This means that whenever trigger conditions are actively used for PC\_React, the value of the TTCR register will be used also. This implies that it either must always then be loaded with the current configuration setting, causing no change to the CR, or it must be loaded with the appropriate value to accommodate the CF\_React function.

The Trigger Transition Configuration Register (TTCR) must be set the configuration desired when the trigger condition occurs. When the trigger condition occurs the value of this register is loaded into the Configuration Register (CR). During this time writes to the CR are inhibited.

To continue the example from the PC\_React description, suppose that when in the ACTIVE state for the PCM state machine, the CFM state machine is also in the THRU\_A state. If trigger conditions are enabled via the CMTCMR.TCOM bit and it is desired to not implement CF\_React, TTCR must be set to the present value of CR. If it is desired to not implement CF\_React then TTCR should be set to the value which would change the configuration to the WRAP state. The wrap conditions WRAP\_A or WRAP\_B depend on which PHY gets reconfigured.

## AUTO SCRUBBING

Auto Scrubbing is an additional CMT feature that further enhances the automatic configuration switch setting in order to meet the CF\_React timing. When enabled, Auto Scrubbing causes 2 PHY\_Invalid symbols followed by Scrub Symbol pairs (Idles) to be sourced for a user selectable duration (the scrubbing time) after a trigger condition (the same one used for PC\_React and CF\_React) occurs and prior to a change in the configuration switch setting on all indicate ports that will be changed.

Auto Scrubbing is enabled by setting the Enable Scrubbing on Trigger Conditions (ESTC) bit of Mode Register 2 (MODE2).

The Scrub Timer Threshold Register (STTR) defines the duration of the scrubbing, which can last up to approximately 10ms. The Scrub Timer Value Register (STVR) can be used to examine a snapshot of the upper 8 bits of the STTR register.

## TIMER, IDLE DETECTION

The Idle Detection Timer is required to flag the continued presence of the Idle Line State for a duration of 8 Idle Symbol pairs plus 1 symbol pair.

This feature is implemented in the Receiver Block by the Super Idle Line State (SILS).

#### NOISE EVENT COUNTER

The Noise Event Counter can be used to time the duration between Noise Events (which are described in detail below) and to count frame sizes. The first feature is the most often recognized, but the second is often overlooked and can lead to potential difficulty if not properly set.

The Noise Event Counter is implemented as a pair of down counters: one the actual Noise Counter and the other a Noise Counter Prescaling value. The Noise Threshold Register (NTR) and the Noise Prescale Threshold Register (NPTR) can be programmed to the counter's initial value while the Current Noise Count Register (CNCR) and the Current Noise Prescale Count Register (CNPCR) provide a snapshot of the actual counter.

The Noise Event Counter decrements whenever a Noise Line State (NLS), Line State Unknown (LSU), or Active Line State (ALS) is received and has its start value reloaded whenever it receives Halt Line State (HLS), Idle Line State (ILS), Master Line State (MLS), Quiet Line State (QLS), or No Signal Detect (NSD). The Noise Event Counter is also reset for a Start or End Delimiter. This means the Noise counter increments for bad events as well as for every data symbol in a frame. Should the Noise Counter expire, it indicates that a new line state (including ALS) has not been entered for NT\_MAX time. This indicates that either a frame is too long or that noise is being received.

For this reason it is important to choose a value for the counter that is larger than the longest frame of 4500 bytes. The ANSI SMT specification recommends a value for NT\_MAX of 1.3ms for the noise threshold.

#### A Noise Event is defined as follows:

A noise event is a noisebyte, or a byte of data which is not in line with the current line state, indicating error or corruption.

Noise Event =	[SD •	$\sim CD] + CD \bullet PI \bullet \sim (II + JK + AB)] + CD \bullet \sim PI \bullet (PB = II) \bullet AB]$	Link Error Monitoring is accomplished in the PLAYER + or vice through the Link Error Monitor Counter. The initial va of this down counter is set using the Link Error Thresh Register (LETR). A snapshot of the counter can be tak
Where:			with the Current Link Error Count Register (CLECR).
	•	= Logical AND	A Link Error is defined as follows:
	+	= Logical OR	TABLE 3-6. Link Error Event Description
	~ SD CD PB PLS	<ul> <li>Logical NOT</li> <li>Signal Detect</li> <li>Clock Detect</li> <li>Previous Byte</li> <li>Previous Line State</li> </ul>	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
	PI ILS	= PHY Invalid = HLS + QLS + MLS + NLS + {ULS • [PLS = (ALS + ILS)]} = Idle Line State	Set Link_Error_Flag = [ALS • (HH + NH + RH + SH + TH)]
	ALS ULS HLS QLS	<ul> <li>Active Line State</li> <li>Unknown Line State</li> <li>Halt Line State</li> <li>Quiet Line State</li> </ul>	Clear Link_Error_Flag = [ALS $\bullet$ JK] + [ILS $\bullet$ JK] + [ULS $\bullet$ (PLS = ALS $\bullet$ Link_ Error_Flag $\bullet \sim$ SB $\bullet \sim$ (HH + HI + II + JK)]
	MLS NLS ULS	<ul><li>Master Line State</li><li>Noise Line State</li><li>Unknown Line State</li></ul>	Where: - Logical NOT
	I	= Idle symbol	+ = Logical OR • = Logical AND
	J	= First symbol of start delimiter	ILS = Idle Line State
	К	= Second symbol of start delimiter	ALS = Active Line State
	R	= Reset symbol	ULS = Unknown Line State
	S	= Set symbol	x = Any symbol
	Т	= End Delimiter	I = Idle symbol
	A	= n + R + S + T	H = Halt symbol
	В	= n + R + S + T + I	J = First symbol of start delimiter
	n	= any data symbol	K = Second symbol of start delimiter
			V = Violation symbol
			R = Reset symbol
			S = Set symbol
			T = End delimiter symbol
			N = Data symbol converted to 0000 by the PLAYER + device Receiver Block in symbol pairs that contain a data and a control symbol
			PLS = Previous Line State
			SD = Signal Detect SB = Stuff Byte: Byte inserted by EB before a JK symbol pair for

# 3.7 PHY-MAC INTERFACE

## NATIONAL BYTE-WIDE CODE

The PLAYER + device outputs the National byte-wide code from its PHY Port Indicate Output to the MAC device. Each National byte-wide code may contain data or control codes or the line state information of the connection. Table 3-7 lists all the possible outputs.

During Active Line State all data and control symbols are being repeated to the PHY Port Indicate Output with the exception of data in data-control mixture bytes. That data symbol is replaced by zero. If only one symbol in a byte is a control symbol, the data symbol will be replaced by 0000 and the whole byte will be presented as control code. Note that the Line State Detector recognizes the incoming data to be in the Active Line State upon reception of the Starting Delimiter (JK symbol pair).

During Idle Line State any non Idle symbols will be reflected as the code I'uILS. If both symbols received during Idle Line State are Idle symbols, then the Symbol Decoder generates I'kILS as its output. Note the coded Known/Unknown Bit (b3) and the Last Known Line State (b2–0). The Receive State is 4 bits long and it represents either the PHY Invalid (0011) or the Idle Line State (1011) condition. The Known/ Unknown Bit shows if the symbols received match the line state information in the last 3 bits.

During any line state other than Idle Line State or Active Line State, the Symbol Decoder generates the code V'kLS if the incoming symbols match the current line state. The symbol decoder generates V'uLS if the incoming symbols do not match the current line state.

Current Line State	Symbo	11	Symbo	12	Natio	onal Code
Current Line State	Control Bit	Data	Control Bit	Data	Control Bit	Data
ALS	0	n	0	n	0	n-n
ALS	0	n	1	С	1	N-C
ALS	1	С	0	n	1	C-N
ALS	1	С	1	С	1	C-C
ILS	1	I	1	1	1	l'-k-LS
ILS	1	I	x	Not I	1	l'-u-LS
ILS	x	Not I	1	1	1	l'-u-LS
ILS	x	Not I	x	Not I	1	l'-u-LS
Stuff Byte during ILS	x	х	x	x	1	l'-k-ILS
Not ALS and Not ILS	1	М	1	М	1	V'-k-LS
Not ALS and Not ILS	1	м	x	Not M	1	V'-u-LS
Not ALS and Not ILS	x	Not M	1	М	1	V'-u-LS
Not ALS and Not ILS	x	Not M	x	Not M	1	V'-u-LS
Stuff Byte during Not ALS	x	x	x	x	1	V'-k-LS, V'-u-L
						or L'-u-ILS
EB Overflow/Underflow	(				1	0011 1011
SMT_PI Connection (LSU)					1	0011 1010
Scrub Symbol Pair					1	1011 1000
n = Any data symbol in {0, C = Any control symbol in { N = 0000 = Code for data I = Idle Symbol	{V, R, S, T, I, H}	control mixtu	ire byte			
$            M = Any symbol that match \\ I' = 1011 = First symbols of \\ V' = 0011 = PHY Invalid \\ LS = Line State \\ ALS = 000 \\ ILS = 001 \\ NSD = 010 \\ MLS = 100 \\ HLS = 101 \\ QLS = 110 \\ NLS = 111 \\            $		Line State	urrent line state			
M = Any symbol that match	of the byte in Idle	Line State not match c				

TABLE 3-7. National Byte Wide Code

# 3.0 Functional Description (Continued) National Byte-Wide Code Example

Incoming 5B Code				Decoded 4B Code				National Byte-Wide Code (w/o parity)			
98765	43210		с	3210	с	3210		с	7654	3210	
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(l'-k-ILS)*
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(l'-k-ILS)
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(l'-k-ILS)
11000	10001	(JK)	1	1101	1	1102	(JK)	1	1101	1101	(JK Symbols)
		(xx)	0		0		(xx)	0			(Data Symbols)
		(xx)	0		0		(xx)	0			(Data Symbols)
		(xx)	0		0		(xx)	0			(Data Symbols)
(More d	ata)										
		(xx)	0		0		(xx)	0			(Data Symbols)
		(xx)	0		0		(xx)	0			(Data Symbols)
		(xx)	0		0		(xx)	0			(Data Symbols)
01101	00111	(TR)	1	0101	1	0110	(TR)	1	0101	0110	(T and R Symbols)
00111	00111	(RR)	1	0110	1	0110	(RR)	1	0110	0110	(Two R Symbols)
11111	11111	(II)	1	1010	1	1010	(II)	1	1010	1010	(Idle Symbols)
11111	11111	(II)	1	1010	1	1010	(II)	1	1010	1010	(Idle Symbols)
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(I'-k-ILS)
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(l'-k-ILS)
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(l'-k-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	1011	1001	(l'-u-ILS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	0011	0101	(V'-k-HLS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	0011	0101	(V'-k-HLS)
00100	00100	(HH)	1	0001	1	0001	(HH)	1	0011	0101	(V'-k-HLS)
11111	11111	(II)	1	1010	1	1010	(II)	1	0011	1101	(V'-u-HLS)
11111	11111	(II)	1	1010	1	1010	(II)	1	1011	0001	(l'-k-ILS)
11111	11111	(II)	1	1010	1	1010	(11)	1	1011	0001	(l'-k-ILS)

## 3.8 PMD INTERFACE

The PMD Interface connects the PLAYER + device to a standard FDDI Physical Media Connection such as a fiber optic transceiver or a copper twisted pair transceiver. It is a 125 MHz full duplex serial connection.

The DP83256 PLAYER+ device contains one PMD interface. This PMD Interface should be used for all PMD implementations that do not require an external scrambler/ descrambler function, clock recovery function, or clock generation function, such as a Fiber Optic or Shielded Twisted Pair (SDDI) PMDs.


The DP83256-AP and DP83257 PLAYER + devices contain two PMD interfaces. The PMD Interface should be used for all PMD implementations that do not require an external scrambler/descrambler function, clock recovery function, or clock generation function, such as a Fiber Optic or Shielded Twisted Pair (SDDI) PMDs. The second, Alternate PMD Interface can be used to support Unshielded Twisted Pair (UTP) PMDs that require external scrambling, and allows implementation with no external clock recovery or clock generation functions required. See *Figure 3-21*.

## PLAYER+ TO PMD CONNECTIONS

The following figures illustrate how the PLAYER + device can be connected to various types of PMDs.

*Figure 3-20* shows how the DP83256, DP83256-AP, or DP83257 PLAYER+ device is connected to a Fiber Optic or Shielded Twisted Pair (SDDI) PMD using the Primary PMD Interface.

*Figure 3-21* shows how the DP83256-AP or DP83257 PLAYER+ device is connected to an Unshielded Twisted Pair (UTP) PMD using the Alternate PMD Interface.



# 3.0 Functional Description (Continued) INTERFACE ACTIVATION

The Primary PMD Interface is always enabled.

The Alternate PMD Interface is enabled by programming a PLAYER + register bit. To enable the interface, write a 1 to the APMDEN bit in the APMDREG register. The interface is off by default and should be left that way unless it is being used.

It will also probably be necessary to enable the Transmit Clocks when using the Alternate PMD Interface. The Transmit Clocks (TXC) are enabled by writing a 1 to the TXCE bit in the CGMREG register. The transmit clocks are disabled by default and should be left that way unless it is being used.

Note that when the Alternate PMD Interface is active, the Primary PMD Interface can not be used without the Alternate PMD Interface connections. Also note that the Long Internal Loopback (LILB) can not be used when the Alternate PMD Interface is activated.

## 4.0 Modes of Operation

The  $\mathsf{PLAYER}+$  device can operate in 4 basic modes: RUN, STOP, LOOPBACK, and CASCADE.

## 4.1 RUN MODE

RUN is the normal mode of operation.

In this mode, the PLAYER + device is configured to be connected to the media via the PMD transmitter and PMD receiver at the PMD Interface. It is also connected to any other PLAYER + device(s) and/or MACSI device(s) via the Port A and Port B Interfaces.

While operating in the RUN mode, the PLAYER+ device receives and transmits Line States (Quiet, Halt, Master, Idle) and frames (Active LIne State).

## 4.2 STOP MODE

The  $\ensuremath{\mathsf{PLAYER}}\xspace+$  device operates in the STOP mode while it is being initialized or configured.

The PLAYER + device is also reset to the STOP mode automatically when the  $\,\sim$  RST pin is set to ground.

When in STOP mode, the  $\ensuremath{\mathsf{PLAYER}}\xspace+$  device performs the following functions:

- Resets the Repeat Filter.
- Resets the Smoother.
- Resets the Receiver Block Line State Counters.
- Resets the Clock Recovery Module
- Flushes the Elasticity Buffer.
- Forces Line State Unknown in the Receiver Block.
- Outputs PHY Invalid condition symbol pairs through the PHY Data Indicate pins (AIP, AIC, AID<7:0>, BIP, BIC, BID<7:0>), when port is enabled.
- Outputs Quiet symbol pairs through the PMD Data Request pins (PMRD ±).

## 4.3 LOOPBACK MODE

The PLAYER+ device provides 3 types of loopback tests: Configuration Switch Loopback, Short Internal Loopback, and Long Internal Loopback. These Loopback modes can be used to test different portions of the device.


## **Configuration Switch Loopback**

The Configuration Switch Loopback can be used to test the data paths of the MACSI device(s) that are connected to the PLAYER + device before transmitting and receiving data through the network.

In the Configuration Switch Loopback mode, the PLAYER + device Configuration Register (CR) can be programmed to perform the following functions:

- Select Port A PHY Request Data, Port B PHY Request Data, or PHY Invalid to connect to Port A PHY Indicate Data via the A\_IND Mux.
- Select Port A PHY Request Data, Port B PHY Request Data, or PHY Invalid to connect to Port B PHY Indicate Data via the B\_IND Mux.
- Connect data from the Receiver Block to the Transmitter Block via the Transmitter\_Mux. (The PLAYER+ device is repeating incoming data from the media in the Configuration Switch Loopback mode.)

See Figure 4-1 and Figure 4-2.



## Short Internal Loopback


The Short Internal Loopback mode can be used to test the functionality of the PLAYER+ device, not including the Clock Recovery function, and to test the data paths between the PLAYER+ device and MACSI devices before ring insertion.

When in the Short Internal Loopback mode, the  $\ensuremath{\mathsf{PLAYER}}\xspace+$  device performs the following functions:

- Directs the output data of the Transmitter Block to the input of the Receiver Block through an internal path.
- Ignores the PMD Data Indicate pins (PMID±),
- Outputs Quiet symbols through the PMD Data Request pins (PMRD  $\pm$  ).

The level of the Quiet symbols transmitted through the PMRD $\pm$  pins during loopback is automatically set to the transmitter off level.

If both Short Internal Loopback and Long Internal Loopback modes are selected, Long Internal Loopback mode will have priority over Short Internal Loopback mode. This is the longest loopback path within the PLAYER+ device. See *Figure 4-3*, Short Internal Loopback.



## Long Internal Loopback

The Long Internal Loopback mode implements the longest loopback path that is completely within the  $\mathsf{PLAYER}+$  device.

The Long Internal Loopback mode can be used to test the functionality of the PLAYER + device, including the Clock Recovery function, and to test the data paths between the PLAYER + device and MACSI devices before ring insertion. When in the Long Internal Loopback mode, the PLAYER + device performs the following functions:


 Directs the output data of the Transmitter Block to the input of the Clock Recovery Module through an internal path.

- Ignores the PMD Data Indicate pins (PMID ±),
- Outputs Quiet symbols through the PMD Data Request pins (PMRD ±).

The level of the Quiet symbols transmitted through the PMRD $\pm$  pins during loopback is automatically set to the transmitter off level.

If both Short Internal Loopback and Long Internal Loopback modes are selected, Long Internal Loopback mode will have priority over Short Internal Loopback mode. This is the longest loopback path within the PLAYER + device.

Note that the LILB path is disconnected and should not be used when the Alternate PMD Interface is active. See *Figure 4-4*, Long Internal Loopback.



## 4.4 DEVICE RESET

The revision B PLAYER+ device has five different levels of device Reset—Power Up Reset, Hardware Reset, Player Reset, Reference Select Reset, and Stop Mode. The Resets can be used to return the whole device or a portion of the device to its default configuration.

Power Up Reset begins automatically when power is first applied to the PLAYER+ device and reaches a certain voltage level. Power Up Reset affects all of the modules in the PLAYER+ device, specifically the Clock Generation Module (CGM), Clock Recovery Module (CRM), and the Player Module, returning each module to its default configuration. This reset begins by waiting for the crystal to stabilize, then the CGM PLL proceeds to lock to the crystal and the rest of the PLAYER+ device is reset. This reset takes the longest amount of time at approximately 10 ms from the time the PLAYER+ device's power supply reaches 4.4V. Even though the Power Up Reset is usually effective, due to the variation in the start-up conditions of a systems power supply, the Power Up Reset trigger can not be guaranteed to operate correctly. Therefore, a Hardware Reset should always be performed on the PLAYER+ after waiting a minimum of 10 ms for the Power Up Reset to complete its reset attempt.

Hardware Reset occurs at the rising edge of PLAYER+ device's ~RST pin. Hardware Reset affects all of the modules in the PLAYER+ device, specifically the CGM, CRM and the Player Module, returning each module to its default configuration. During Hardware Reset it is not necessary to force the Clock Generation Module to wait for the crystal to settle again at this time because it has settled in the time since the initial reset at power up. This reset takes the second longest amount of time at approximately 1 ms from the rising edge of ~RST.

Player Reset is activated by writing a 1 to the PHYRST bit in Mode Register 2. Player Reset only affects the Player Module. This reset is the shortest and only takes about 3  $\mu$ s from the completion of the register write. The device should not be accessed by the Control Bus during this reset.

Reference Select Reset occurs when the PLAYER+ device's REF\_SEL pin is switched from using the REF\_IN input to using a crystal with the XTAL\_IN and XTAL\_OUT pins. This is the same as a Power Up Reset and is done because the crystal is going from a dead stop to an active state when REF\_SEL is switched. This reset, like the Power Up Reset, takes about 10 ms from the falling edge of REF\_SEL.

Stop Mode is activated by writing a 0 to the RUN bit in the Mode Register. Stop Mode is a selective reset that resets the Clock Recovery Module and portions of the Player Module.

## Changes from Revision A to Revision B:

The previous descriptions describe the reset logic in the revision B PLAYER+ device. Two changes were made to the original revision A PLAYER+ device reset logic.

First, the Hardware Reset was shortened by eliminating the requirement of having to wait for the crystal to settle before letting the Clock Generation Module try to lock to the crystal. This behavior is correct because the PLAYER + device has already waited for the crystal to settle once during the Power Up Reset. The revision A PLAYER + follows a Power Up Reset cycle when Hardware Reset is activated.

Second, a full Power Up Reset is now done when the clock reference is switched to the crystal. This is necessary to allow the crystal time to start up when it is switched to from the REF\_IN input. This reset is not performed on the revision A PLAYER +.

### **Recommendations:**

The following are some recommendations for using the reset mechanisms of the  $\mathsf{PLAYER}+\mathsf{most}$  effectively:

- Always wait a minimum of 10 ms after power-up before doing anything to the PLAYER + device. 10 ms is a minimum, it may be desirable to wait longer if the system power supply or clock reference has not stabilized by this time.
- 2. Always use the Hardware Reset to reset the PLAYER+ device after Power Up. This should be done **after** the initial Power Up waiting period of **at least** 10 ms.

## 4.5 CASCADE MODE

The PLAYER+ device can operate in the Cascade (parallel) mode (*Figure 4-5*) which is used in high bandwidth, point-to-point data transfer applications. This is a non-FDDI mode of operation. This is only available on the DP83257 device.

#### Concepts

In the Cascade mode, multiple PLAYER+ devices are connected together to provide data transfer at multiples of the FDDI data rate. Two cascaded PLAYER+ devices provide a data rate twice the FDDI data rate; three cascaded PLAYER+ devices provide a data rate three times the FDDI data rate, etc.

Multiple data streams are transmitted in parallel over each pair of cascaded PLAYER+ devices. All data streams start simultaneously and begin with the JK symbol pair on each PLAYER+ device.

Data is synchronized at the receiver of each PLAYER+ device by the JK symbol pair. Upon receiving a JK symbol pair, a PLAYER+ device asserts the Cascade Ready signal to indicate the beginning of data reception.

The Cascade Ready signals of all PLAYER+ devices are open drain ANDed together to create the Cascade Start signal. The Cascade Start signal is used as the input to indicate that all PLAYER+ devices have received the JK symbol pair. Data is now being received at every PLAYER+ device and can be transferred from the cascaded PLAYER+ devices to the host system.

See Figure 4-6 for more information.


## **Operating Rules**

When the  $\ensuremath{\mathsf{PLAYER}}\xspace+$  device is operating in Cascade mode, the following rules apply:

- Data integrity can be guaranteed if the worst case PMD transmission skew between parallel media is less than 40 ns. For example, this amounts to about 785 meters of fiber optic cable, assuming a 1% worst case variance.
- 2. Even though this is a non-FDDI application, the general rules for FDDI frames must be obeyed.

- Data frames must be a minimum of three bytes long (including the JK symbol pair). Smaller frames will cause Elasticity Buffer errors.
- Data frames must have a maximum size of 4500 bytes, with a JK starting delimiter and a T or R or S ending delimiter.
- 3. Due to the different clock rates, the JK symbol pair may arrive at different times at each PLAYER + device. The total skew between the fastest and slowest cascaded PLAYER + devices receiving the JK starting delimiter must not exceed 80 ns.
- 4. The first PLAYER+ device to receive a JK symbol pair will present it to the host system and release the Cascade Ready signal. The PLAYER+ device will present one more JK as it waits for the other PLAYER+ devices to recognize their JK. The maximum number of consecutive JKs that can be presented to the host is 2.
- 5. The Cascade Start signal is set to 1 when all the cascaded PLAYER+ devices release their Cascade Ready signals.
- 6. Bit 4 (CSE) of the Receive Condition Register B (RCRB) is set to 1 if the Cascade Start signal (CS) is **not** set before the second falling edge of clock signal LBC from when Cascade Ready (CR) was released. CS has to be set approximately within 80 ns of CR release. This condition signifies that not all cascaded PLAYER + devices have received their respective JK symbol pair with the allowed skew range.
- PLAYER + devices may not report a Cascaded Synchronization Error if the JK symbols are corrupted in the pointto-point links.
- 8. To guarantee integrity of the interframe information, the user must put at least 8 Idle symbol pairs between frames. The PLAYER + device will function properly with only 4 Idle symbol pairs, however the interframe symbols may be corrupted with random non-JK symbols.

The MACSI device could be used to provide the required framing and optional FCS support.



# 5.0 Registers

The PLAYER + device can be initialized, configured, and monitored using 64 8-bit registers. These registers are accessible through the Control Bus Interface.

The following tables summarize each register's attributes.

Note: RESERVED Registers may be read at any time, although the values read are not specified. The results of RESERVED Register writes are not specified, and may have adverse implications. The user should not write to RESERVED Register locations.

Register	Register	Register Name	Acc	ess Rules
Address	Symbol		Read	Write
00h	MR	Mode Register	Always	Always
01h	CR	Configuration Register	Always	Conditional
02h	ICR	Interrupt Condition Register	Always	Conditional
03h	ICMR	Interrupt Condition Mask Register	Always	Always
04h	CTSR	Current Transmit State Register	Always	Conditional
05h	IJTR	Injection Threshold Register	Always	Always
06h	ISRA	Injection Symbol Register A	Always	Always
07h	ISRB	Injection Symbol Register B	Always	Always
08h	CRSR	Current Receive State Register	Always	Write Reject
09h	RCRA	Receive Condition Register A	Always	Conditional
0Ah	RCRB	Receive Condition Register B	Always	Conditional
0Bh	RCMRA	Receive Condition Mask Register A	Always	Always
0Ch	RCMRB	Receive Condition Mask Register B	Always	Always
0Dh	NTR	Noise Threshold Register	Always	Always
0Eh	NPTR	Noise Prescale Threshold Register	Always	Always
0Fh	CNCR	Current Noise Count Register	Always	Write Reject
10h	CNPCR	Current Noise Prescale Count Register	Always	Write Reject
11h	STR	State Threshold Register	Always	Always
12h	SPTR	State Prescale Threshold Register	Always	Always
13h	CSCR	Current State Count Register	Always	Write Reject
14h	CSPCR	Current State Prescale Count Register	Always	Write Reject
15h	LETR	Link Error Threshold Register	Always	Always
16h	CLECR	Current Link Error Count Register	Always	Write Reject
17h	UDR	User Definable Register	Always	Always
18h	IDR	Device ID Register	Always	Write Reject
19h	CIJCR	Current Injection Count Register	Always	Write Reject
1Ah	ICCR	Interrupt Condition Comparison Register	Always	Always
1Bh	CTSCR	Current Transmit State Comparison Register	Always	Always
1Ch	RCCRA	Receive Condition Comparison Register A	Always	Always

Register	Register	Register Name	Ad	cess Rules
Address	Symbol		Read	Write
1Dh	RCCRB	Receive Condition Comparison Register B	Always	Always
1Eh	MODE2	Mode Register 2	Always	Conditional
1Fh	CMTCCR	CMT Condition Comparison Register	Always	Always
20h	CMTCR	CMT Condition Register	Always	Conditional
21h	CMTMR	CMT Condition Mask Register	Always	Always
22h	RR22	Reserved Register 22	Always	DO NOT WRIT
23h	RR23	Reserved Register 23	Always	DO NOT WRIT
24h	STTR	Scrub Timer Threshold Register	Always	Always
25h	STVR	Scrub Timer Value Register	Always	Write Reject
26h	TDR	Trigger Definition Register	Always	Always
27h	TTCR	Trigger Transition Configuration Register	Always	Always
28h	RR28	Reserved Register 28	Always	DO NOT WRIT
29h	RR29	Reserved Register 29	Always	DO NOT WRIT
2Ah	RR2A	Reserved Register 2A	Always	DO NOT WRIT
2Bh	RR2B	Reserved Register 2B	Always	DO NOT WRIT
2Ch	RR2C	Reserved Register 2C	Always	DO NOT WRIT
2Dh	RR2D	Reserved Register 2D	Always	DO NOT WRIT
2Eh	RR2E	Reserved Register 2E	Always	DO NOT WRIT
2Fh	RR2F	Reserved Register 2F	Always	DO NOT WRIT
30h	RR30	Reserved Register 30	Always	DO NOT WRIT
31h	RR31	Reserved Register 31	Always	DO NOT WRIT
32h	RR32	Reserved Register 32	Always	DO NOT WRIT
33h	RR33	Reserved Register 33	Always	DO NOT WRIT
34h	RR34	Reserved Register 34	Always	DO NOT WRIT
35h	RR35	Reserved Register 35	Always	DO NOT WRIT
36h	RR36	Reserved Register 36	Always	DO NOT WRIT
37h	RR37	Reserved Register 37	Always	DO NOT WRIT
38h	RR38	Reserved Register 38	Always	DO NOT WRIT
39h	RR39	Reserved Register 39	Always	DO NOT WRIT
3Ah	RR3A	Reserved Register 3A	Always	DO NOT WRIT
3Bh	CGMREG	Clock Generation Module Register	Always	Always
3Ch	APMDREG	Alternate PMD Register	Always	Always
3Dh	GAINREG	Gain Register	Always	Always
3Eh	RR3E	Reserved Register 3E	Always	DO NOT WRIT
3Fh	RR3F	Reserved Register 3F	Always	DO NOT WRIT

Register Symbol MR CR	D7 RNRZ	D6 TNRZ	<b>D5</b> TE	D4	D3	D2	D1	D0
CR		TNRZ	те					
				TQL	CM	EXLB	ILB	RUN
	BIE	AIE	TRS1	TRS0	BIS1	BIS0	AIS1	AIS0
ICR	UDI	RCB	RCA	LEMT	CWI	CCR	CPE	DPE
ICMR	UDIM	RCBM	RCAM	LEMTM	CWIM	CCRM	CPEM	DPEM
CTSR	RES	PRDPE	SE	IC1	IC0	TM2	TM1	тмо
IJTR	IJT7	IJT6	IIJ5	IJT4	IJT3	IJT2	IJT1	IJTO
ISRA	RES	RES	RES	IJS4	IJS3	IJS2	IJS1	IJS0
ISRB	RES	RES	RES	IJS9	IJS8	IJS7	IJS6	IJS5
CRSR	RES	RES	RES	RES	LSU	LS2	LS1	LS0
RCRA	LSUPI	LSC	NT	NLS	MLS	HLS	QLS	NSD
RCRB	RES	SILS	EBOU	CSE	LSUPV	ALS	ST	ILS
RCMRA	LSUPIM	LSCM	NTM	NLSM	MLSM	HLSM	QLSM	NSDM
RCMRB	RES	SILSM	EBOUM	CSEM	LSUPVM	ALSM	STM	ILSM
NTR	RES	NT6	NT5	NT4	NT3	NT2	NT1	NT0
NPTR	NPT7	NPT6	NPT5	NPT4	NPT3	NPT2	NPT1	NPT0
CNCR	NCLSCD	CNC6	CNC5	CNC4	CNC3	CNC2	CNC1	CNC0
CNPCR	CNPC7	CNPC6	CNPC5	CNPC4	CNPC3	CNPC2	CNPC1	CNPC0
STR	RES	ST6	ST5	ST4	ST3	ST2	ST1	ST0
SPTR	SPT7	SPT6	SPT5	SPT4	SPT3	SPT2	SPT1	SPT0
CSCR	SCLSCD	CSC6	CSC5	CSC4	CSC3	CSC2	CSC1	CSC0
CSPCR	CSPC7	CSPC6	CSPC5	CSPC4	CSPC3	CSPC2	CSPC1	CSPC0
LETR	LET7	LET6	LET5	LET4	LET3	LET2	LET1	LET0
CLECR	LEC7	LEC6	LEC5	LEC4	LEC3	LEC2	LEC1	LEC0
UDR	RES	RES	RES	RES	EB1	EB0	SB1	SB0
IDR	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0
CIJCR	IJC7	IJC6	IJC5	IJC4	IJC3	IJC2	IJC1	IJC0
ICCR	UDIC	RCBC	RCAC	LEMTC	CWIC	CCRC	CPEC	DPEC
CTSCR	RESC	PRDPEC	SEC	IC1C	IC0C	TM2C	TM1C	тмос
RCCRA	LSUPIC	LSCC	NTC	NLSC	MLSC	HLSC	QLSC	NSDC
RCCRB	RESC	SILSC	EBOUC	CSEC	LSUPVC	ALSC	STC	ILSC
MODE2								PHYRS
								RES
CMTCR								RES
CMTMR	ТСОМ	STEM	RES	RES	RES	RES	RES	RES
	RES	RES	RES	RES	RES	RES	RES	RES
	IJTR ISRA ISRB ISRB CRSR RCRA RCRA RCRA RCMRB RCMRB RCMRB RCMRB CNPCR CNPCR CNPCR CNPCR CSPCR CSPCR ICSCR IDR CLECR IDR CLECR IDR CLJCR ICCR RCCRB MODE2 CMTCCR	IJTRIJT7ISRARESISRBRESISRBRESISRBRESRCRALSUPIRCRBRESRCMRALSUPIMRCMRBRESNTRRESNTRRESSPTRCNPC7STRSPT7CSCRSCLSCDCSPCRIET7CLECRLEC7UDRRESIDRJIC7ICCRSUD7CIJCRJUC7ICRSUD7CRCRALSUPICRCCRALSUPICRCCRBRESCMODE2ESTCCMTCCRTCOCCMTCRTCOC	IJTRIJT7IJT6ISRARESRESISRBRESRESISRBRESRESCRSRRESSILSRCRALSUPILSCRCRBRESSILSRCMRALSUPIMLSCMRCMRBRESSILSMNTRRESSILSNTRRESSILSCNCRCNPC7CNPC6STRRESST6SPTRSPT7SPT6CSCRCSPC7CSPC6LETRLET7LET6LETRLET7LEC6UDRRESRESIDRDID7DID6CISCRLEVTLEC6IDRDID7SILSCRCRALSUPICRCSCRCCRALSUPICLSCCRCCRALSUPICSILSCMODE2ESTCRESCMTCCRTCOCSTECCMTCCRTCOCSTEC	IJTRIJT7IJT6IIJ5ISRARESRESRESISRBRESRESRESISRBRESRESRESCRSRRESRESRESRCRALSUPILSCNTRCRBRESSILSEBOURCMRALSUPIMLSCMNTMRCMRBRESSILSMEBOUMNTRRESSILSMEBOUMNTRRESSILSMEBOUMNTRRESSILSMEBOUMNTRRESSILSMEBOUMSNTRRESSILSMEBOUMSTRRESST6CNC5CNCRCNPC7CNPC6CNPC5STRSPT7SPT6SPT5CSCRSCLSCDCSC6CSC5CSPCRCSPC7CSPC6CSPC5LETRLET7LET6LET5LECRLEC7LEC6LEC5UDRRESRESRESIDRDID7DID6DID5CICRLUDICRCBCRCACCTSCRRESCSILSCEBOUCMODE2ESTCRESSILSCMODE2ESTCRESCLKSELCMTCRTCOCSTECRES	IJTRIJT7IJT6IIJ5IJT4ISRARESRESRESISSISRBRESRESRESIJS4ISRBRESRESRESIJS9CRSRRESRESRESRESRCRALSUPILSCNTNLSRCRBRESSILSEBOUCSERCMRALSUPIMLSCMNTMNLSMRCMRBRESSILSMEBOUMCSEMNTRRESSILSMEBOUMCSEMNTRRESSILSMEBOUMCSEMNTRNPT7NPT6NPT5NT4NPTRNPT7NPT6CNPC5CNPC4CNCRCNPC7CNPC6CNPC5CNPC4STRRESST6ST5ST4SPTRSPT7SPT6SPT5SPT4CSCRSCLSCDCSC6CSPC5CSPC4LETRLET7LET6LET5LET4UDRRESRESRESID5IDRDID7DID6DID5DID4CICRIJC7IJC6IJC5IJC4ICCRRESCSRDPECSECIC1CRCCRARESCSILSCEBOUCCSECMODE2ESTCRESSIECRESCMTCRTCOCSTECRESRES	JJTRJJT7JJT6IJJ5JJT4JJT3ISRARESRESRESIJS4IJS3ISRBRESRESRESIJS9IJS8CRSRRESRESRESRESLSURCRALSUPILSCNTNLSMLSRCRBRESSILSEBOUCSELSUPVRCMRALSUPIMLSCMNTMNLSMMLSMRCMRBRESSILSMEBOUMCSEMLSUPVRCMRBRESSILSMEBOUMCSEMLSUPVMNTRRESNT6NT5NT4NT3NPTRNPT7NPT6NPT5NPT4NPT3CNCRCNPC7CNPC6CNPC5CNPC4CNPC3STRRESST6ST5ST4ST3SPTRSPT7SPT6SPT5SPT4SPT3CSCRCSCPC7CSPC6CSPC5CSPC4CSPC3LETRLET7LET6LET5LET4LET3LECRLEC7LEC6LEC5IEC4LEC3UDRRESRESRESRESRESEB1IDRDID7DID6DID5DID4DID3CLCRIJC7IJC6IJC5IJC4IJC3ICCRRESCSILSCEBOUCCSECLSUPVCRCCRBRESCSILSCRESRESRESRCCRBRESCSILSCEBOUCCSECLCCCRCCRALSUPIC<	IJTRIJT7IJT6IIJ5IJT4IJT3IJT2ISRARESRESRESIIS8IJS3IJS2ISRBRESRESRESIJS9IJS8IJS7CRSRRESRESRESRESIS0IJS8IJS7CRSRRESRESRESRESISUIS2RCRALSUPILSCNTNLSMLSHLSRCRBRESSILSEBOUCSELSUPVALSRCMRALSUPIMLSCMNTMNLSMMLSMHLSMRCMRBRESSILSMEBOUMCSEMLSUPVMALSMNTRRESNT6NT5NT4NT3NT2NPTRNPT7NPT6NPT5NPT4NPT3NPT2CNCRNCLSCDCNC6CNC5CNC4CNC3CNC2STRRESST6ST5ST4ST3ST2SPTRSPT7SPT6SPT5SPT4SPT3SPT2CSCRCSPC7CSPC6CSC5CSC4CSC3CSC2LETRLET7LET6LET5LET4LET3LET2UDRRESRESRESRESRESIJC2IDRDID7DID6DID5DID4DID3DID2CLCRLEC7LEC6LEC5ILC4ILC3ILC2IDRDID7DID6DID5DID4DID3DID2IDRDID7DID6RC6CIC	IJTRIJT7IJT6IIJ5IJT4IJT3IJT2IJT1ISRARESRESRESRESIS4IJS3IJS2IJS1ISRBRESRESRESRESIJS9IJS8IJS7IJS6CRSRRESRESRESRESRESISULS2LS1RCRALSUPILSCNTNLSMLSHLSOLSRCRBRESSILSEBOUCSELSUPVALSSTRCMRALSUPIMLSCMNTMNLSMMLSMHLSMOLSMRCMRBRESSILSMEBOUMCSEMLSUPVMALSMSTMNTRRESNT6NT5NT4NT3NT2NT1NTRRESNT6NT5NT4NT3NP12NP11CNCRNCLSCDCNC6CNC5CNC4CNC3CNC2CNC1STRRESST6ST5ST4ST3ST2ST1SPTRSPT7SPT6SPT5SPT4SPT3SPT2SPT1CSCRCSPC7CSPC6CSC5CSC4CSC3CSC2CSC1LET7LET6LET5LET4LET3LET2LET1CLECRIEC7IJC6IJC5IJC4IJC3IJC2IJC1IDRDID7DID6DID5DID4DID3DID2DID1CJCRRESCRESRESRESRESRESRESGRCIDR<

				Register Bit Su		,			
Register Address	Register Symbol	D7	D6	D5	Bit Sym D4	D3	D2	D1	D
23h	RR23	RES	RES	RES	RES	RES	RES	RES	RES
24h	STTR	STT7	STT6	STT5	STT4	STT3	STT2	STT1	STT
25h	STVR	STV7	STV6	STV5	STV4	STV3	STV2	STV1	STV
26h	TDR	TONT	TOQLS	TOHLS	TOMLS	TOSILS	TTM2	TTM1	TTN
27h	TTCR	BIE	AIE	TRS1	TRS0	BIS1	BIS0	AIS1	AIS
28h	RR28	RES	RES	RES	RES	RES	RES	RES	RES
29h	RR29	RES	RES	RES	RES	RES	RES	RES	RES
2Ah	RR2A	RES	RES	RES	RES	RES	RES	RES	RES
2Bh	RR2B	RES	RES	RES	RES	RES	RES	RES	RES
2Ch	RR2C	RES	RES	RES	RES	RES	RES	RES	RES
2Dh	RR2D	RES	RES	RES	RES	RES	RES	RES	RES
2Eh	RR2E	RES	RES	RES	RES	RES	RES	RES	RES
2Fh	RR2F	RES	RES	RES	RES	RES	RES	RES	RES
30h	RR30	RES	RES	RES	RES	RES	RES	RES	RES
31h	RR31	RES	RES	RES	RES	RES	RES	RES	RES
32h	RR32	RES	RES	RES	RES	RES	RES	RES	RES
33h	RR33	RES	RES	RES	RES	RES	RES	RES	RES
34h	RR34	RES	RES	RES	RES	RES	RES	RES	RES
35h	RR35	RES	RES	RES	RES	RES	RES	RES	RES
36h	RR36	RES	RES	RES	RES	RES	RES	RES	RES
37h	RR37	RES	RES	RES	RES	RES	RES	RES	RES
38h	RR38	RES	RES	RES	RES	RES	RES	RES	RES
39h	RR39	RES	RES	RES	RES	RES	RES	RES	RES
3Ah	RR3A	RES	RES	RES	RES	RES	RES	RES	RES
3Bh	CGMREG	RES	RES	FLTREN	RES	TXCE	RES	RES	RES
3Ch	APMDREG	RES	RES	RES	RES	APMDEN	RES	RES	RES
3Dh	GAINREG	FILT2	FILT1	FILT0	RES	RES	RES	RES	RES
3Eh	RR3E	RES	RES	RES	RES	RES	RES	RES	RES
3Fh	RR3F	RES	RES	RES	RES	RES	RES	RES	RES

<b>_</b>		LE 5-3. Register Reset Value	•
Register Address	Register Symbol	MSB-LSB	Reset Contents Comments
00h	MR	00 h	
01h	CR	00 h	
02h	ICR	X001 0000 B	depends on sense pins
03h	ICMR	00 h	· · · · · · · · · · · · · · · · · · ·
04h	CTSR	A2 h	
05h	IJTR	00 h	
06h	ISRA	00 h	
07h	ISRB	00 h	
08h	CRSR	0A h	
09h	RCRA	20 h	
0Ah	RCRB	00X0 0010 B	depends on EB state
0Bh	RCMRA	00 h	
0Ch	RCMRB	00 h	
0Dh	NTR	00 h	
0Eh	NPTR	00 h	
0Fh	CNCR	00 h	
10h	CNPCR	00 h	
11h	STR	00 h	
12h	SPTR	00 h	
13h	CSCR	00 h	
14h	CSPCR	00 h	
15h	LETR	00 h	
16h	CLECR	00 h	
17h	UDR	000X 00XX B	depends on sense pins
18h	IDR	XX h	depends on chip version
19h	CIJCR	00 h	
1Ah	ICCR	00 h	same as reg 02 h if reg 02 h is read first
1Bh	CTSCR	00 h	same as reg 04 h if reg 04 h is read first
1Ch	RCCRA	00 h	same as reg 09 h if reg 09 h is read first
1Dh	RCCRB	00 h	same as reg 0A h if reg 0A h is read firs

Register	Register	Reset	Contents
Address	Symbol	MSB-LSB	Comment
1Eh	MODE2	00 h	
1Fh	CMTCCR	00 h	
20h	CMTCR	00 h	
21h	CMTMR	00 h	
22h	RR22	XX h	
23h	RR23	XX h	
24h	STTR	00 h	
25h	STVR	00 h	
26h	TDR	00 h	
27h	TTCR	00 h	
28h	RR28	XX h	
29h	RR29	XX h	
2Ah	RR2A	XX h	
2Bh	RR2B	XX h	
2Ch	RR2C	XX h	
2Dh	RR2D	XX h	
2Eh	RR2E	XX h	
2Fh	RR2F	XX h	
30h	RR30	XX h	
31h	RR31	XX h	
32h	RR32	XX h	
33h	RR33	XX h	
34h	RR34	XX h	
35h	RR35	XX h	
36h	RR36	XX h	
37h	RR37	XX h	
38h	RR38	XX h	
39h	RR39	XX h	
3Ah	RR3A	XX h	
3Bh	CGMREG	05 h	
3Ch	APMDREG	00 h	
3Dh	GAINREG	00 h	
3Eh	RR3E	XX h	
3Fh	RR3F	XX h	

	e Mode Re	•		and configure th	ne PLAYEF	+ device.							
AC	CESS RUI	.ES											
	ADDRE	ss	READ	WRITE									
	00h		Always	Always									
	D7	D6	D5	D4	D3	D2	D1	D0					
	RNRZ	TNRZ	TE	TQL	СМ	LILB	SILB	RUN					
<u> </u>				•			•						
Bit D0	Symbol RUN					Description							
		0: Enables 1: Normal ( Note: The R	UN/~ STOP: Enables the STOP mode. Refer to section 4.2, STOP MODE, for more information. Normal operation (i.e. RUN mode). te: The RUN bit is automatically set to 0 when the ~ RST pin is asserted (i.e. set to ground).										
D1	SILB	0: Disables 1: Enables	ORT INTERNAL LOOPBACK: Disables Internal Loopback mode (i.e. normal operation). Enables Internal Loopback mode. fer to section 4.3, LOOPBACK MODE, for more information.										
D2	LILB LONG INTERNAL LOOPBACK:												
D3	СМ	Note: Long I Refer to se	1: Enables Long Internal Loopback mode. Note: Long Internal Loopback should not be used when the Alternate PMD Interface is enabled. Refer to section 4.3, LOOPBACK MODE, for more information. CASCADE MODE:										
00		0: Disables 1: Enables Refer to se <b>Note:</b> Casca	s synchronization the synchroniz ection 4.4, CAS		ded PLAYE for more inf	R+ devices. ormation.	o not have the rea	quired CS and C	R pins. Do not set this bit f				
D4	TQL	<b>TRANSMIT QUIET LEVEL:</b> This bit is used to program the transmission level of the Quiet symbols during Off Transmit mode (OTM) only.											
		<ul> <li>0: Low (PMD OFF) level Quiet symbols are transmitted through the PMD Data Request pins (i.e. PMRD + = low, PMRD - = high).</li> <li>1: High (PMD ON) level Quiet symbols are transmitted through the PMD Data Request pins (i.e. PMRD + = high,</li> </ul>											
D5	TE	PMRD - = low).         TRANSMIT ENABLE: The TE bit controls the action of the PMD transmitter Enable (TXE) pin. When TE is 0, the TXE output disables the PMD transmitter; when TE is 1, the PMD transmitter is disabled during the Off Transmit Mode (OTM) and enabled otherwise. The On and Off level of the TXE is depended on the PMD transmitter Enable Level (TEL) pin to the PLAYER + device. The following rules summaries the output of TXE.											
		2. If TE = 1	, then TXE = O and OTM, the and not OTM,										
D6	TNRZ	TRANSMI	T NRZ DATA:										
				Return-To-Zero Return-To-Zero		• •	ormat (normal	format).					
D7	RNRZ	RECEIVE	NRZ DATA:										
		0: Receives data in Non-Return-To-Zero-Invert-On-Ones format (NRZI) (normal format). 1: Receives data in Non-Return-To-Zero format (NRZ).											

# 5.2 CONFIGURATION REGISTER (CR)

The Configuration Register controls the Configuration Switch Block and enables/disables both the A and B ports. The CR can be used to create a number of Configuration Loopback paths.

The CR is conditionally writable because the TTCR can be writing a new value into the register if this feature is enabled. Note that the A\_Request and B\_Indicate port are offered only on the DP83257, and not in the DP83256. For further information, refer to section 3.4, CONFIGURATION SWITCH.

A	DDRESS	READ	WRITE					
	01h	Always	Conditiona	I				
D	07 D6	D5	D4	D3	D2	D1	D0	
В	IE AIE	TRS1	TRS0	BIS1	BIS0	AIS1	AIS0	
Bit	Symbol				Descriptio	on		
D0, D1	AIS0, AIS1	A_INDICATE Configuration S		·		,		
		AIS1 AIS0						
		0 0	PHY Invalid B	us				
		0 1	Receiver Bus					
		1 0	A_Request E					
		1 1	B_Request E	Bus				
D2, D3	BIS0, BIS1	B_INDICATE S Configuration S						
		BIS1 BIS0						
		0 0	PHY Invalid B	us				
		0 1	Receiver Bus					
		1 0	A_Request E					
		1 1	B_Request E					
		Note: Even though B_Indicate		and/or cleared i	n the DP83256, it v	will not affect any	I/Os since the DP	83256 does not offer a
D4, D5	D5 TRS0, TRS1 <b>TRANSMIT REQUEST SELECTOR</b> <0, 1>: The Transmit Request Selector <0, 1> bits se the four Configuration Switch data buses for the input to the Transmitter Block.							
		TRS1 TRS0						
		0 0	PHY Invalid B	us				
		0 1	Receiver Bus					
		1 0	A_Request E	Bus				
		1 1	B_Request E					
		Note: If the PLAYE Register (CT	R+ device is in Act	tive Transmit Me nd the PHY Inv	alid Bus is selected	d, then the PLAYE	R+ device will tra	rrent Transmit State ansmit a maximum of fou
D6	AIE	A_INDICATE	ENABLE:					
		0: Disables the disabled.	A_Indicate out	put port. The	e A_Indicate p	oort pins will b	e tri-stated wh	en the port is
		1: Enables the	A_Indicate out	put port (AIP	, AIC, AID<7:0	0>).		
D7	BIE	B_INDICATE	ENABLE:					
		0: Disables the disabled.				·	e tri-stated wh	en the port is
	1	1: Enables the I	B_Indicate out	put port (BIP	, BIC, BID<7:0	D>).		
	I							83256 does not offer a

# 5.3 INTERRUPT CONDITION REGISTER (ICR)

The Interrupt Condition Register records the occurrence of an internal error event, the detection of Line State, an unsuccessful write by the Control Bus Interface, the expiration of an internal counter, or the assertion of one or more of the User Definable Sense pins.

The Interrupt Condition Register will assert the Interrupt pin ( $\sim$ INT) when one or more bits within the register are set to 1 and the corresponding mask bits in the Interrupt Condition Mask Register (ICMR) are also set to 1.

	ADDRES	s	READ	WRITE									
	02h		Always	Conditional	I								
_	D7	D6	D5	D4	D3	D2	D1	D0					
	UDI	RCB	RCA	LEMT	CWI	CCR	CPE	DPE					
it	Symbol				C	escription							
00	DPE	PHY_RE	QUEST_DAT	A PARITY ERF	ROR: This bit	will be set to	1 when:						
			•	ta Parity Enable < detects a parit	• •				SR) is set to				
		Configura	tion Switch.	an be from the									
	Note:         Parity is only checked on data that goes into the transmitter block. This means that any data that is just routed through the configuration switch without going into the transmit block is not checked.           CPF         Control Bus DATA PARITY FRBOR: This bit will be set to 1 when the Control Bus Interface detects a parity error.												
D1       CPE       Control Bus DATA PARITY ERROR: This bit will be set to 1 when the Control Bus Interface detects a parity error in the incoming Control Bus Data (CBD<7:0>), CBP during a write cycle.         D2       Control Bus DATA PARITY ERROR: This bit will be set to 1 when the Control Bus Interface detects a parity error in the incoming Control Bus Data (CBD<7:0>), CBP during a write cycle.													
02	CCR	<b>Control Bus WRITE COMMAND REJECT:</b> This bit will be set to 1 when an attempt to write into one of the following read-only registers is made:											
		Current S Current S Current L Device ID Current Ir	tate Count Reg tate Prescale C ink Error Count Register (Reg njection Count I	Count Register gister (Register Count Register (Regis ister 18, IDR) Register (Register 25 ster (Register 25	13, CSCR) Register 14, ster 16, CLE ter 19, CIJCF	CSPCR) CR)							

Bit	Symbol	Description
D3	CWI	<b>CONDITIONAL WRITE INHIBIT:</b> Set to 1 when bits within mentioned registers do not match bits in the corresponding compare register. This bit ensures that new (i.e. unread) data is not inadvertently cleared while old data is being cleared through the Control Bus Interface.
		This bit is set to 1 to indicate that a bit in a condition write register was not written because it had changed since the previous read. The following registers are affected:
		Interrupt Condition Register (Register 02, ICR) Current Transmit State Register (Register 04, CTSR) Receive Condition Register A (Register 09, RCRA) Receive Condition Register B (Register 0A, RCRB) CMT Condition Register (Register 20, CMTCR)
		CMT Condition Register (Register 20, CMTCR) The previous registers are affected when they differ from the value of the corresponding bit in the following registers respectively:
		Interrupt Condition Compare Register (Register 1A, ICCR) Current Transmit State Compare Register (Register 1B, CTSCR) Receive Condition Compare Register A (Register 1C, RCCRA) Receive Condition Compare Register B (Register 1D, RCCRB) CMT Condition Compare Register (Register 1F, CMTCCR)
		This bit must be cleared by software. Note that this differs from the MACSI, BMAC and BSI device bits of the sar name.
		The Configuration Register (Register 01, CR) can not be written to during scrubbing.
D4	LEMT	LINK ERROR MONITOR THRESHOLD: This bit is set to 1 when the internal 8-bit Link Error Monitor Counter reaches zero. It will remain set and is cleared by software.
		During the reset process (i.e. $\sim$ RST = GND), the Link Error Monitor Threshold bit is set to 1 because the Link Error Monitor Counter is initialized to zero.
D5	RCA	RECEIVE CONDITION A: This bit is set to 1 when:
		<ol> <li>One or more bits in the Receive Condition Register A (RCRA) is set to 1 and</li> <li>The corresponding mask bits in the Receive Condition Mask Register A (RCMRA) are also set to 1.</li> </ol>
		In order to clear (i.e. set to 0) the Receive Condition A bit, the bits within the Receive Condition Register A that a set to 1 must first be either cleared or masked.
D6	RCB	RECEIVE CONDITION B: This bit is set to 1 when:
		<ol> <li>One or more bits in the Receive Condition Register B (RCRB) is set to 1 and</li> <li>The corresponding mask bits in the Receive Condition Mask Register A (RCMRB) are also set to 1.</li> </ol>
		In order to clear (i.e. set to 0) the Receive Condition B bit, the bits within the Receive Condition Register B that a set to 1 must first be either cleared or masked.
D7	UDI	<b>USER DEFINABLE INTERRUPT:</b> This bit is set to 1 when one or any combination of the Sense Bits (SB0, SB1, SB2) in the User Definable Register (UDR) are set to 1.

# 5.4 INTERRUPT CONDITION MASK REGISTER (ICMR)

The Interrupt Condition Mask Register allows the user to dynamically select which events will generate an interrupt. The Interrupt pin will be asserted (i.e.  $\sim$  INT = GND) when one or more bits within the Interrupt Condition Register (ICR) are set to 1 and the corresponding mask bits in this register are also set to 1.

This register is cleared (i.e. set to 0) and all interrupts are initially masked during the reset process.

#### ACCESS RULES

	ADDRE	ss	READ	WRITE									
	03h		Always	Always									
	D7	D6	D5	D4	D3	D2	D1	D0					
	UDIM	RCBM	RCAM	LEMTM	CWIM	CCRM	CPEM	DPEM					
Bit	Symbol				D	escription							
D0	DPEM		QUEST_DAT			The mask bit t	for the PHY_I	Request Data	Parity Error bit				
D1	CPEM		Bus DATA PARITY ERROR MASK: The mask bit for the Control Bus Data Parity Error bit (CPE) of the Condition Register (ICR). Bus WRITE COMMAND REJECT MASK: The mask bit for the Control Bus Write Command Reject bit										
D2	CCRM		Bus WRITE COMMAND REJECT MASK: The mask bit for the Control Bus Write Command Reject bit he Interrupt Condition Register (ICR). DNAL WRITE INHIBIT MASK: The mask bit for the Conditional Write Inhibit bit (CWI) of the Interrupt										
D3	CWIM		<b>DNAL WRITE I</b> Register (ICR).	NHIBIT MASK	: The mask b	it for the Con	ditional Write I	nhibit bit (CW	I) of the Interrupt				
D4	LEMTM		OR MONITOR		MASK: The	mask bit for tl	he Link Error M	Monitor Thres	hold bit (LEMT) of				
D5	RCAM	RECEIVE Register (I		MASK: The m	ask bit for th	e Receive Co	ndition A bit (F	RCA) of the In	terrupt Condition				
D6	RCBM	<b>RECEIVE</b> Register (I		MASK: The m	ask bit for th	e Receive Co	ndition B bit (F	RCB) of the In	terrupt Condition				
D7	UDIM		FINABLE INTE Register (ICR).	RRUPT MASK	: The mask b	oit for the Use	r Definable Int	errupt bit (UD	I) of the Interrupt				

#### 5.5 CURRENT TRANSMIT STATE REGISTER (CTSR)

The Current Transmit State Register can program the Transmitter Block to internally generate and transmit Idle, Master, Halt, Quiet, or user programmable symbol pairs, in addition to the normal transmission of incoming PHY Request data. The Smoother and PHY Request Data Parity are also enabled and disabled through this register.

When the Trigger Definition register (TDR) is used, the CTSR can automatically be set to a preprogrammed line state when a trigger condition occurs. This capability can be used to implement both PC\_React and CF\_React.

The Transmit Modes have priority over the Repeat Filter and Smoother outputs. The Injection Symbols have priority over the Transmit Modes.

During the reset process (i.e.  $\sim RST = GND$ ) the Transmit Mode is set to Off (TM <2:0> = 010), the Smoother is enabled (i.e. SE is set to 1), and the Reserved bit (b7) is set to 1. All other bits of this register are cleared (i.e. set to 0) during the reset process. When the TDR register is used to respond to trigger conditions the CTSR will be blocked when the TDR register transmit mode is copied into the CTSR. The Write Reject bit of the ICR will be set if any writes are attempted at this time. **Note:** This register has no effect while the device is in Stop Mode.

#### ACCESS RULES

	ADDRESS 04h		F	READ	WRITE					
			Always		Conditiona	al				
	D7	D6	5	D5	D4	D3	D2	D1	D0	
	RES	PRD	PE	SE	IC1	IC0	TM2	TM1	TM0	

Bit	Symbol		Description						
D0, D1, D2	TM0, TM1, TM2		<b>mit Mo</b> t port (T		1, 2>: These bits select one of the 6 transmission modes for the PMD Request Data				
		TM2	TM1	тмо					
		0	0	0	Active Transmit Mode (ATM): Normal transmission of incoming PHY Request data.				
		0	0	1	Idle Transmit Mode (ITM): Transmission of Idle symbol pairs (11111 11111).				
		0	1	0	<b>Off Transmit Mode (OTM):</b> Transmission of Quiet symbol pairs (00000 00000) and deassertion of the PMD transmitter Enable pin (TXE).				
					Note: This is the default transmit mode after reset.				
		0	1	1	<b>Reserved:</b> Reserved for future use. Users are discouraged from using this transmit mode. If selected, however, the transmitter will generate Quiet symbol pairs (00000 00000).				
		1	0	0	Master Transmit Mode (MTM): Transmission of Halt and Quiet symbol pairs (00100 00000).				
		1	0	1	Halt Transmit Mode (HTM): Transmission of Halt symbol pairs (00100 00100).				
		1	1	0	Quiet Transmit Mode (QTM): Transmission of Quiet symbol pairs (00000 00000).				
		1	1	1	<b>Reserved:</b> Reserved for future use. Users are discouraged from using this transmit mode. If selected, however, the transmitter will generate Quiet symbol pairs (00000 00000).				

Bit	Symbol	Description
D3, D4	IC0, IC1	<b>Injection Control</b> < 0, 1>: These bits select one of the 4 injection modes. The injection modes have priority over data from the Smoother, Repeat Filter, Encoder, and Transmit Modes.
		IC0 is the only bit of the register that is automatically cleared by the PLAYER + device after the One Shot Injection is executed. The automatic clear of IC0 during the One Shot mode can be interpreted as a acknowledgment that the One Shot has been completed.
		IC1         IC0           0         0         No Injection: The normal transmission of incoming PHY Request data (i.e. symbols are not injected).
		0 1 One Shot: In one shot mode, the contents of Injection Symbol Register A (ISRA) and Injection Symbol Register B (ISRB) are injected n symbol pairs after a JK, where n is the programmed value of the Injection Count Register (IJCR). If IJCR is set to 0, the JK symbol pair is replaced by ISRA and ISRB. Once the One Shot is executed, the PLAYER + device automatically sets IC0 t 0, thereby returning to normal transmission of data.
		<ol> <li>Periodic: In Periodic mode, the contents of Injection Symbol Register A (ISRA) and Injection Symbol Register B (ISRB) are injected every n-th symbol pair, where n is the programmed value of the Injection Count Register (IJCR). If IJCR is set to 0, all data symbols are replaced with ISR and ISRB.</li> <li>Note: The inserted symbol is not automatically aligned to a JK boundary.</li> </ol>
		1 1 <b>Continuous:</b> In Continuous mode, all data symbols are replaced with the contents of Injection Symbol Register A (ISRA) and Injection Symbol Register B (ISRB).
D5	SE	SMOOTHER ENABLE:
		0: Disables the Smoother. 1: Enables the Smoother.
		When enabled, the Smoother can redistribute Idle symbol pairs which were added or deleted by the local or upstream receivers.
D6	PRDPE	Note: Once the counter has started, it will continue to count irrespective of the incoming symbols with the exception of a JK symbol pair. PHY_REQUEST DATA PARITY ENABLE:
20		0: Disables PHY_Request Data parity. 1: Enables PHY_Request Data parity.
D7	RES	RESERVED: Reserved for future use.     Note: Users are discouraged from using this bit. The reserved bit is set to 1 during the reset process. It may be set or cleared without any effects to the functionality of the PLAYER + device.

## 5.6 INJECTION THRESHOLD REGISTER (IJTR)

The Injection Threshold Register, in conjunction with the Injection Control bits (IC < 1:0 >) in the Current Transmit State Register (CTSR), set the frequency at which the contents of the Injection Symbol Register A (ISRA) and Injection Symbol Register B (ISRB) are inserted into the data stream. It contains the start value for the Injection Counter.

The Injection Threshold Register value is loaded into the Injection Counter when the counter reaches zero or during every Control Bus Interface write-cycle of this register.

The Injection Counter is an 8-bit down-counter which decrements every 80 ns. It's current value is read for CIJCR.

The counter is active only during One Shot or Periodic Injection Modes (i.e. Injection  $Control < 1:0^{>}$  bits (IC $< 1:0^{>}$ ) of the Current Transmit State Register (CTSR) are set to either 01 or 10). The Transmitter Block will replace a data symbol pair with ISRA and ISRB when the counter reaches 0 and the Injection Mode is either One Shot or Periodic.

If the Injection Threshold Register is set to 0 during the One Shot mode, the JK will be replaced with ISRA and ISRB. If the Injection Threshold Register is set to 0 during the Periodic mode, all data symbols are replaced with ISRA and ISRB.

The counter is initialized to 0 during the reset process (i.e.  $\sim$  RST=GND).

For further information, see the INJECTION CONTROL LOGIC section.

ADDRE	SS	READ	WRITE	:				
05h		Always	Always	;				
D7	D6	D5	D4	D3	D2	D1	D0	
IJT7	IJT6	IJT5	IJT4	IJT3	IJT2	IJT1	IJTO	

Bit	Symbol	Description
D0-D7	IJT0-IJT7	INJECTION THRESHOLD BIT<0-7>: Start value for the Injection Counter.
		IJT0 is the Least Significant Bit (LSB).
-		

# 5.7 INJECTION SYMBOL REGISTER A (ISRA)

The Injection Symbol Register A, along with Injection Symbol Register B, contains the programmable value (already in 5B code) that can be inserted to replace the data symbol pairs.

In One Shot mode, ISRA and ISRB are injected n bytes after a JK, where n is the programmed value of the Injection Threshold Register. In the Periodic mode, ISRA and ISRB are injected every n-th symbol pair. In the Continuous mode, all data symbols are replaced with ISRA and ISRB.

## ACCESS RULES

	DDRESS			WRITE						
	06h		READ Always	Always						
D	7 D	6	D5	D4	 D3	D2	D1	D0		
RE		s	RES	IJS4	IJS3	IJS2	IJS1	IJS0		
		1		I I		•	I			
Bit	Symbol	Description								
D0-D4	IJS0-IJS4	INJECTION SYMBOL BIT <0-4>: Symbol to be injected.								
D5-D7	RES	IJS0 is the Least Significant Bit (LSB) and goes out onto the media last.  RESERVED: Reserved for future use.								
05-07	neo	Note: U	Users are disco		these bits. The r	eserved bits are s	et to 0 during the	reset process. They ma	ay be set or cleared	

# 5.8 INJECTION SYMBOL REGISTER B (ISRB)

The Injection Symbol Register B, along with Injection Symbol Register A, contains the programmable value (already in 5B code) that will replace the data symbol pairs.

In One Shot mode, ISRA and ISRB are injected n bytes after a JK, where n is the programmed value of the Injection Threshold Register. In the Periodic mode, ISRA and ISRB are injected every n-th symbol pair. In the Continuous mode, all data symbols are replaced with ISRA and ISRB.

## ACCESS RULES

AUUL	55 RULES								
A	DDRESS		READ	WRITE					
	07h		Always	Always					
D	7	D6	D5	D4	D3	D2	D1	D0	
RE	S F	RES	RES	IJS9	IJS8	IJS7	IJS6	IJS5	
L	1	1							
Bit	Symbol					Descriptior	ı		
D0-D4	IJS0-IJS4			BOL BIT < 0-4					
				ignificant Bit (L		es out onto the	media last.		
D5-D7	RES			erved for future		accruad bits are a	ot to 0 during the	reset process. They may be set or	alaarad
		Note:	without any effe	cts to the functiona	ality of the PLAY	ER+ device.	et to o during the l	eset process. They may be set of	cieared

#### 5.9 CURRENT RECEIVE STATE REGISTER (CRSR)

0

0

1

1

1

1

1

1

LSU

RES

D3

D4-D7

0

1

0

1

**RESERVED:** Reserved for future use.

pairs (00100 00000).

(00100 00100).

(00000 00000).

without any effects to the functionality of the PLAYER + device.

The Current Receive State Register represents the current line state being detected by the Receiver Block. When the Receiver Block recognizes a new Line State, the bits corresponding to the previous line state are cleared, and the bits corresponding to the new line state are set.

During the reset process ( $\sim$  RST=GND), the Receiver Block is forced to Line State Unknown (i.e. the Line State Unknown bit (LSU) is set to 1).

Note: Users are discouraged from writing to this register. An attempt to write into this register will cause the PLAYER + device to ignore the Control Bus write cycle and set the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) to 1.

#### ACCESS RULES

-	A	DDRES 08h	s		<b>READ</b> Always		WRITE Write Reject	ct						
	D	7	I	D6	[	05	D4	D3	D2	D1	D0			
	RE	ES	R	ES	R	ES	RES	LSU	LS2	LS1	LS0			
	Bit	Symbol Description												
	0, 1, D2													
				<b>LS2</b> 0	<b>LS1</b> 0	<b>LS0</b> 0	<b>Active Line</b> by data sym	• •	Received a J	K symbol pair	(11000 1000	01), possibly followed		
				0	0	1	Idle Line St (11111 1111	• •	ceived a minin	num of two co	nsecutive IdI	e symbol pairs		
				0 1 0 <b>No Signal Detect (NSD):</b> The Signal Detect (SD) has been deasserted, indicating that the PLAYER + device is not receiving data from the PMD receiver or that clock detect is not being received from the Clock Recovery Module. SD is ignored during internal loopback.										
							patterns	is the default value when the device is in Stop mode. However, while in Stop mode certain d ms entering the Receiver Block may cause the PLAYER + to set LS0. Therefore, the user m the NSD (010) or Reserved Value (011) during Stop mode.						
				0	1	1	Reserved: F	Reserved for f	future use.					

Master Line State (MLS): Received a minimum of 8 consecutive Halt-Quiet symbol

Halt Line State (HLS): Received a minimum of 8 consecutive Halt symbol pairs

Quiet Line State (QLS): Received a minimum of 8 consecutive Quiet symbol pairs

Block description for further information on noise events.

LINE STATE UNKNOWN: The Receiver Block has not detected the minimum conditions to enter a known

line state. When the Line State Unknown bit is set, LS<2:0> represent the most recently known line state.

Note: Users are discouraged from using these bits. The reserved bits are reset to 0 during the reset process. They may be set or cleared

Noise Line State (NLS): Detected a minimum of 16 noise events. Refer to the Receiver

# 5.10 RECEIVE CONDITION REGISTER A (RCRA)

The Receive Condition Register A maintains a historical record of the Line States recognized by the Receiver Block. When a new Line State is entered, the bit corresponding to that line state is set to 1. The bits corresponding to the previous Line States are not cleared by the PLAYER + device, thereby maintaining a record of the Line States detected. The Receive Condition A bit (RCA) of the Interrupt Condition Register (ICR) will be set to 1 when one or more bits within the

The Receive Condition A bit (RCA) of the Interrupt Condition Register (ICR) will be set to 1 when one or more bits within the Receive Condition Register A is set to 1 and the corresponding mask bit(s) in Receive Condition Mask Register A (RCMRA) is also set to 1.

ADDRES	DDRESS READ		WRITE				
09h		Always	Condition	al			
D7	D6	D5	D4	D3	D2	D1	D0
LSUPI	LSC	NT	NLS	MLS	HLS	QLS	NSD

Bit	Symbol	Description
D0	NSD	<b>NO SIGNAL DETECT:</b> Indicates that the Signal Detect pin (TTLSD) has been deasserted and that the Clock Recovery Module is not receiving data from the PMD receiver.
D1	QLS	QUIET LINE STATE: Received a minimum of eight consecutive Quiet symbol pairs (00000 00000).
D2	HLS	HALT LINE STATE: Received a minimum of eight consecutive Halt symbol pairs (00100 00100).
D3	MLS	MASTER LINE STATE: Received a minimum of eight consecutive Halt-Quiet symbol pairs (00100 00000).
D4	NLS	NOISE LINE STATE: Detected a minimum of sixteen noise events.
D5	NT	<b>NOISE THRESHOLD:</b> This bit is set to 1 when the internal Noise Counter reaches 0. It will remain set until a value equal to or greater than one is loaded into the Noise Threshold Register or Noise Prescale Threshold Register.
		During the reset process (i.e. $\sim$ RST=GND), since the Noise Counter is initialized to 0, the Noise Threshold bit will be set to 1.
D6	LSC	LINE STATE CHANGE: A line state change has been detected.
D7	LSUPI	LINE STATE UNKNOWN AND PHY INVALID: The Receiver Block has not detected the minimum conditions to enter a known line state.
		In addition, the most recently known line state was one of the following line states: No Signal Detect, Quiet Line State, Halt Line State, Master Line State, or Noise Line State.

# 5.11 RECEIVE CONDITION REGISTER B (RCRB)

The Receive Condition Register B maintains a historical record of the Lines States recognized by the Receiver Block. When a new Line State is entered, the bit corresponding to that line state is set to 1. The bits corresponding to the previous Line States are not cleared, thereby maintaining a record of the Line States detected.

The Receive Condition B bit (RCB) of the Interrupt Condition Register (ICR) will be set to 1 when one or more bits within the Receive Condition Register B is set to 1 and the corresponding mask bit(s) in Receive Condition Mask Register B (RCMRB) is also set to 1.

#### ACCESS RULES

	ADDRES	SS	READ	WRITE						
	0Ah		Always	Conditiona	I					
	D7	D6	D5	D4	D3	D2	D1	D0		
	RES	SILS	EBOU	CSE	LSUPV	ALS	ST	ILS		
Bit	Symbol					escription				
D0 D1	ILS ST	STATE TI a value ec Register, During the	DLE LINE STATE: Received a minimum of two consecutive Idle symbol pairs (11111 1111). TATE THRESHOLD: This bit will be set to 1 when the internal State Counter reaches zero. It will remain set until value equal to or greater than one is loaded into the State Threshold Register or State Prescale Threshold egister, and this register is cleared. uring the reset process (i.e. ~ RST = GND), since the State Counter is initialized to 0, the State Threshold bit is to tat							
D2	ALS	set to 1.		Received a like	vmbol pair (1	1000 10001)	and possibly	data symbols following		
D3	LSUPV	LINE STA enter a kn	CTIVE LINE STATE: Received a JK symbol pair (11000 10001), and possibly data symbols following. INE STATE UNKNOWN AND PHY VALID: The Receiver Block has not detected the minimum conditions to nter a known line state.							
D4	CSE		In addition, the most recently known line state was either Active Line State or Idle Line State. CONNECTION SERVICE EVENT/CASCADE SYNCHRONIZATION ERROR:							
		When one or more bits in the CMT Condition Register (CMTCR) are set and the corresponding bit(s) in the CMT Condition Mask Register (CMTCMR) are set, the Connection service event bit will be set to a 1. When a synchronization error occurs, the Cascade Synchronization Error bit is set to 1. A synchronization error occurs if the Cascade Start signal (CS) is not asserted within approximately 80 ns of Cascade Ready (CR) release. Note: Cascade mode and the CMT features can not be used at the same time. Note: Cascade mode is only supported on the DP83257 device.								
D5	EBOU	The Elasti	icity Buffer will		ecover if the			either overflowed or underflowe error is only transient, but the		
D6	SILS	SUPER ID	DLE LINE STA	TE: Received a	minimum of	eight Idle sym	bol pairs (111	11 11111).		
D7	RES	Note: Users				bits are reset to 0	during the reset	process. They may be set or cleared wit		

# 5.12 RECEIVE CONDITION MASK REGISTER A (RCMRA)

The Receive Condition Mask Register A allows the user to dynamically select which events will generate an interrupt. The Receive Condition A bit (RCA) of the Interrupt Condition Register (ICR) will be set to 1 when one or more bits within the Receive Condition Register A (RCRA) is set to 1 and the corresponding mask bit(s) in this register is also set to 1. Since this register is cleared (i.e. set to 0) during the reset process, all interrupts are initially masked.

#### ACCESS RULES

ADDRE	SS	READ	WRITE				
0Bh		Always	Always				
D7	D6	D5	D4	D3	D2	D1	D0
LSUPIM	LSCM	NTM	NLSM	MLSM	HLSM	QLSM	NSDM

Bit	Symbol	Description
D0	NSDM	<b>NO SIGNAL DETECT MASK:</b> The mask bit for the No Signal Detect bit (NSD) of the Receive Condition Register A (RCRA).
D1	QLSM	QUIET LINE STATE MASK: The mask bit for the Quiet Line State bit (QLS) of the Receive Condition Register A (RCRA).
D2	HLSM	HALT LINE STATE MASK: The mask bit for the Halt Line State bit (HLS) of the Receive Condition Register A (RCRA).
D3	MLSM	MASTER LINE STATE MASK: The mask bit for the Master Line State bit (MLS) of the Receive Condition Register A (RCRA).
D4	NLSM	<b>NOISE LINE STATE MASK:</b> The mask bit for the Noise Line State bit (NLS) of the Receive Condition Register A (RCRA).
D5	NTM	<b>NOISE THRESHOLD MASK:</b> The mask bit for the Noise Threshold bit (NT) of the Receive Condition Register A (RCRA).
D6	LSCM	LINE STATE CHANGE MASK: The mask bit for the Line State Change bit (LSC) of the Receive Condition Register A (RCRA).
D7	LSUPIM	LINE STATE UNKNOWN AND PHY INVALID MASK: The mask bit for the Line State Unknown and PHY Invalid bit (LSUPI) of the Receive Condition Register A (RCRA).

# 5.13 RECEIVE CONDITION MASK REGISTER B (RCMRB)

The Receive Condition Mask Register B allows the user to dynamically select which events will generate an interrupt. The Receive Condition B bit (RCB) of the Interrupt Condition Register (ICR) will be set to 1 when one or more bits within the Receive Condition Register B (RCRA) is set to 1 and the corresponding mask bits in this register is also set to 1. Since this register is cleared (i.e. set to 0) during the reset process, all interrupts are initially masked.

ADDRESS		READ WRITE		E			
0Ch		Always	Alway	s			
D7	D6	D5	D4	D3	D2	D1	D0
RESM	SILSM	EBOUM	CSEM	LSUPVM	ALSM	STM	ILSM

Bit	Symbol	Description
D0	ILSM	<b>IDLE LINE STATE MASK:</b> The mask bit for the Idle Line State bit (ILS) of the Receive Condition Register B (RCRB).
D1	STM	<b>STATE THRESHOLD MASK:</b> The mask bit for the State Threshold bit (ST) of the Receive Condition Register B (RCRB).
D2	ALSM	ACTIVE LINE STATE MASK: The mask bit for the Active Line State bit (ALS) of the Receive Condition Register B (RCRB).
D3	LSUPVM	LINE STATE UNKNOWN AND PHY VALID MASK: The mask bit for the Line State Unknown and PHY Valid bit (LSUPV) of the Receive Condition Register B (RCRB).
D4	CSEM	CASCADE SYNCHRONIZATION ERROR MASK/CONNECTION SERVICE EVENT MASK:
		The mask bit for the Cascade Synchronization Error/Connection service event bit (CSE) of the Receive Condition Register B (RCRB).
D5	EBOUM	ELASTICITY BUFFER OVERFLOW/UNDERFLOW MASK: The mask bit for the Elasticity Buffer Overflow/ Underflow bit (EBOU) of the Receive Condition Register B (RCRB).
D6	SILSM	SUPER IDLE LINE STATE MASK: The mask bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).
D7	RESM	RESERVED MASK: The mask bit for the Reserved bit (RES) of the Receive Condition Register B (RCRB).

#### 5.14 NOISE THRESHOLD REGISTER (NTR)

The Noise Threshold Register contains the start value for the Noise Timer. This threshold register is used in conjunction with the Noise Prescale Threshold register for setting the maximum allowable time between entry to ILS, HLS, MLS, ALS, or NSD line states. The Noise timer is used to implement the TNE timing requirement of PCM. The Noise timer decrements by one for every 80 x (NPTR+1) ns in case of Noise events. As a result, the internal noise counter takes the following amount of time to reach zero:

#### ((NPTR + 1) x NTR + NPTR) x 80 ns

The threshold values for the Noise Counter and Noise Prescale Counter are simultaneously loaded into both counters if one of the following conditions is true:

1. Both the Noise Counter and Noise Prescale Counter reach zero and the current Line State is either Noise Line State, Active Line State, or Line State Unknown.

or

2. The current Line State is either Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect. or

3. The Noise Threshold Register or Noise Prescale Threshold Register goes through a Control Bus Interface write cycle. In addition, the value of the Noise Prescale Threshold register is loaded into the Noise Prescale Counter if the Noise Prescale Counter reaches zero.

The Noise Counter and Noise Prescale Counter will continue to count, without resetting or reloading the threshold values, if a Line State change occurs and the new line state is either Noise Line State, Active Line State, or Line State Unknown. When both the Noise Threshold Counter and Noise Counter both reach zero, the Noise Threshold bit of the Receive Condition

Register A will be set.

The recommended default value for the NTR register is 40h and for the NPTR register is F9h which corresponds to 1.3 ms as specified in the ANSI standard.

ADDRE	ADDRESS READ		WRITE				
0Dh	0Dh Always Always						
D7	D6	D5	D4	D3	D2	D1	D0
RES	NT6	NT5	NT4	NT3	NT2	NT1	NT0

Bit	Symbol	Description
00-D6	NT0-NT6	NOISE THRESHOLD BIT < 0-6>: Start value for the Noise Counter.
		NT0 is the Least Significant Bit (LSB).
D7	RES	<b>RESERVED:</b> Reserved for future use. <b>Note:</b> Users are discouraged from using this bit. Write data is ignored since the reserved bit is permanently set to 0.

#### 5.15 NOISE PRESCALE THRESHOLD REGISTER (NPTR)

The Noise Prescale Threshold Register contains the start value for the Noise Prescale Timer. This threshold register is used in conjunction with the Noise Threshold register for setting the maximum allowable time between entry to ILS, HLS, MLS, ALS, or NSD. The Noise timer is used to implement the TNE timing requirement of PCM. The Noise Prescale threshold controls how often the Noise timer is decremented. When the Noise Prescale Timer reaches zero, it reloads the count with the contents of the Noise Prescale Threshold Register and also causes the Noise Timer to decrement.

The threshold values for the Noise Counter and Noise Prescale Counter are simultaneously loaded into both counters if one of the following conditions is true:

1. Both the Noise Counter and Noise Prescale Counter reach zero and the current Line State is either Noise Line State, Active Line State, or Line State Unknown.

or

2. The Current Line State is either Halt Line State. Idle Line State, Master Line State, Quiet Line State, or No Signal Detect or

3. The Noise Threshold Register or Noise Prescale Threshold Register goes through a Control Bus Interface write cycle.

In addition, the value of the Noise Prescale Threshold Register is loaded into the Noise Prescale Counter if the Noise Prescale Counter reaches zero.

The Noise Counter and Noise Prescale Counter will continue to count, without resetting or reloading the threshold values, if a Line State change occurs and the new line state is either Noise Line State, Active Line State, or Line State Unknown.

When both the Noise Threshold Counter and Noise Counter both reach zero, the Noise Threshold bit of the Receive Condition Register A will be set.

See the NTR register description for default value recommendations.

#### ACCESS RULES

		READ WRITE					
0Eh		Always	Always Always				
D7	D6	D5	D4	D3	D2	D1	D0
NPT7 I	NPT6	NPT5	NPT4	NPT3	NPT2	NPT1	NPT0

Bit	Symbol	Description
D0-D7	NPT0-NPT7	NOISE PRESCALE THRESHOLD BIT < 0-7>: Start value for the Noise Prescale Timer.
		NPT0 is the Least Significant Bit (LSB).

# 5.16 CURRENT NOISE COUNT REGISTER (CNCR)

The Current Noise Count Register takes a snap-shot of the Noise Timer during every Control Bus Interface read cycle of this register.

During a Control Bus Interface write cycle, the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) will be set to 1 and will ignore a write cycle.

ACCE	55 RULES								
A	DDRESS	I	READ	WRITE					
	0Fh	A	lways	Write Reject					
г	07	D6	D5	D4	D3	D2	D1	D0	
		CNC6	CNC5	CNC4	CNC3	CNC2	CNC1	CNC0	
			01100	01101	01100	ONOL	onor	CITCO	
Bit	Symbo	1				Descriptio	on		
D06	CNC0-CN	1C6 <b>C</b>	URRENT NO	DISE COUNT BIT	r <0-6>: S	napshot of the	e Noise Count	er.	
D7	NCLSCD	N	OISE COUN	TER LINE STAT	E CHANGE	DETECTION			

	will be set to 1	and will ig	nore a w	vrite cycle.						
	SS RULES DDRESS	READ	5	WRITE						
	10h	Always		Write Reject	t					
D	7 D	6	D5	D4	D3	D2	D1	D0		
CN	PC7 CNF	PC6 CI	NPC5	CNPC4	CNPC3	CNPC2	CNPC1	CNPC	C0	
Bit	Symbol					Description	1			
-D7	CNPC0-7	CURRENT	T NOISE	PRESCALE C		< <b>0-7&gt;:</b> Snap	shot of the No	oise Preso	cale Timer.	

## 5.18 STATE THRESHOLD REGISTER (STR)

The State Threshold Register contains the start value for the State Timer. This timer is used in conjunction with the State Prescale Timer to count the Line State duration. The State Timer will decrement every 80 ns if the State Prescale Timer is zero and the current Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect. The State Timer takes

#### ((SPTR + 1) x STR + SPTR) x 80 ns

to reach zero during a continuous line state condition.

The threshold values for the State Timer and State Prescale Timer are simultaneously loaded into both counters if one of the following conditions is true:

1. Both the State Timer and State Prescale Timer reach zero and the current Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect.

or

2. A line state change occurs and the new Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect.

or

3. The State Threshold Register or State Prescale Threshold Register goes through a Control Bus Interface write cycle. In addition, the value of the State Prescale Threshold Register is loaded into the State Prescale Counter if the State Prescale Timer reaches zero.

The State Timer and State Prescale Timer will reset by reloading the threshold values, if a Line State change occurs and the new Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect. On detection of ALS, NLS, or LSU the timer will not decrement.

ADDRE	SS	READ WRITE		<u> </u>			
11h		Always	Always	;			
D7	D6	D5	D4	D3	D2	D1	DO
RES	ST6	ST5	ST4	ST3	ST2	ST1	ST0

Bit	Symbol	Description
D0-D6	ST0-ST6	STATE THRESHOLD BIT < 0-6>: Start value for the State Timer.
		ST0 is the Least Significant Bit (LSB).
D7	RES	RESERVED: Reserved for future use. Note: Users are discouraged from using this bit. Write data is ignored since the reserved bit is permanently set to 0.

## 5.19 STATE PRESCALE THRESHOLD REGISTER (SPTR)

The State Prescale Threshold Register contains the start value for the State Prescale Timer. The State Prescale Timer is a down counter. It is used in conjunction with the State Timer to count the Line State duration.

The threshold values for the State Timer and State Prescale Timer are simultaneously loaded into both timers if one of the following conditions is true:

1. Both the State Timer and State Prescale Timer reach zero and the current Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect.

or

2. A Line State change occurs and the new Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect.

or

3. The State Threshold Register or State Prescale Threshold Register goes through a Control Bus Interface write cycle. The State Prescale Timer will decrement every 80 ns if the current Line State is Halt Line State, Idle Line State, Master Line State, Quiet Line State, or No Signal Detect.

ACCES	SS RUL	.ES							
A	DDRE	SS	READ	WRITE					
	12h		Always	Always					
D	7	D6	D5	D4	D3	D2	D1	DO	
SP	Т7	SPT6	S SPT5	SPT4	SPT3	SPT2	SPT1	SPT0	
Bit	<b>C</b> 14	mh e l				Descriptio			
D0_D7		mbol )-SPT7	STATE PRESC					e Prescale Time	r
		-0117	SPT0 is the Leas						

# 5.20 CURRENT STATE COUNT REGISTER (CSCR)

The Current State Count Register takes a snap-shot of the State Counter during every Control Bus Interface read cycle of this register.

During a Control Bus Interface write cycle, the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) will be set to 1 and will ignore a write cycle.

ACCES	55 RULES	•							
A	DDRESS		READ	WRITE					
	13h		Always	Write Reject	t				
r	07	D6	D5	D4	D3	D2	D1	D0	
	SCD	CSC			CSC3	CSC2	CSC1	CSC0	
		0000	0000	0004	0000	0002	0001	0000	
Bit	Symb	loo				Descriptio	on		
D0-D6	CSC0-C	CSC6	CURRENT S	TATE COUNT BI	T <0-6>:S	napshot of the	e State Count	er.	
D7	SCLSCD	C	STATE COU	NTER LINE STA	TE CHANGE	DETECTION			

5.21 CURRENT STA The Current State Pr read cycle of this rea	rescale Count Reg gister.	ister takes a snap	-shot of the				
During a Control Bus (ICR) will be set to 1			us Write Co	mmand Reje	ct bit (CCR) o	f the Interrup	t Condition Registe
ACCESS RULES							
ADDRESS	READ	WRITE					
14h	Always	Write Reject					
D7 D CSPC7 CSF		D4 CSPC4	D3 CSPC3	D2 CSPC2	D1 CSPC1	D0 CSPC0	ן
		03F04	03603	03602	03-01	CGFCU	
Bit Symbol		E PRESCALE CO		Description			

# 5.22 LINK ERROR THRESHOLD REGISTER (LETR)

The Link Error Threshold Register contains the start value for the Link Error Monitor Counter. It is an 8-bit down-counter which decrements if link errors are detected.

When the Counter reaches 0, the Link Error Monitor Threshold Register value is loaded into the Link Error Monitor Counter and the Link Error Monitor Threshold bit (LEMT) of the Interrupt Condition Register (ICR) is set to one.

The Link Error Monitor Threshold Register value is also loaded into the Link Error Monitor Counter during every Control Bus Interface write cycle of LETR.

The counter is initialized to 0 during the reset process (i.e.  $\sim RST = GND$ ).

## ACCESS RULES

ADDRE	SS	READ	WRITE	<u> </u>			
15h		Always	Always	5			
D7	D6	D5	D4	D3	D2	D1	D0
LET7	LET6	LET5	LET4	LET3	LET2	LET1	LET0

Bit	Symbol	Description
D0-D7	LET0-LET7	LINK ERROR THRESHOLD BIT <0-7>: Start value for the Link Error Monitor Counter.
		LET0 is the Least Significant Bit (LSB).

	Registers							
	JRRENT LINK		T REGISTER (CL	ECR)				
The Cu		or Count Registe			nk Error Moni	tor Counter d	uring every Co	ontrol Bus Interfac
During a	a Control Bus	Interface write of		Bus Write C	ommand Reje	ect bit (CCR) o	of the Interrupt	Condition Registe
(ICR) w	ill be set to 1	and will ignore a	a write cycle.					
ACCES	S RULES							
	DRESS	READ	WRITE					
	16h	Always	Write Reject					
D7			D4	D3	D2	D1	D0	
LEC	C7 LEC	C6 LEC5	LEC4	LEC3	LEC2	LEC1	LEC0	
Bit	Symbol				Descripti	on		
0-D7	LEC0-LEC7	LINK ERROF	R COUNT BIT < 0	-7>:Snaps	hot of the Lin	k Error Monito	or Counter.	

# 5.24 USER DEFINABLE REGISTER (UDR)

The User Definable Register is used to monitor and control events which are external to the PLAYER + device. The value of the Sense Bits reflect the asserted/deasserted state of their corresponding Sense pins. On the other hand, the Enable bits assert/deassert the Enable pins.

Note: SB2 and EB2 are only effective for the DP83257.

## ACCESS RULES

_	ADDRE	ss	READ	WRITE					
	17h		Always	Always					
	D7	D6	D5	D4	D3	D2	D1	D0	_
	RES	EB2	RES	SB2	EB1	EB0	SB1	SB0	
Bit	Symbol				D	escription			
D0	SB0	time. Onc if the sign	e the asserted	signal is latche	d, Sense Bit	) can only be	cleared throug	gh the Contro	nimum amount of I Bus Interface, ever of events which can
D1	SB1	time. Onc if the sign	e the asserted	signal is latche	d, Sense Bit	1 can only be	cleared throug	gh the Contro	nimum amount of I Bus Interface, ever of events which can
D2	EB0	Definable	BIT 0: The Ena Enable Pin 0 (E	EP0) is asserted	d/deasserted		nrough the Co	ntrol Bus Inte	rface. The User
			) is asserted (i.e	•	)).				
D3	EB1		<b>BIT 1:</b> This bit an 0 (EP0) is ass				e Control Bus	Interface. The	e User Definable
			is deasserted is asserted (i.e	•	D).				
D4	SB2	time. Onc if the sign cause inte	e the asserted	signal is latche d. This ensures eable manner.	d, Sense Bit : that the Con	2 can only be	cleared throug	gh the Contro	nimum amount of I Bus Interface, even of events which can
D5	RES	RESERVI (i.e. ~RS	<b>ED:</b> Reserved for $GT = GND$ .	or future use. T	he reserved		0	·	
D6	EB2	ENABLE	BIT2: The Enal Enable Pin 2 (E	ole Bit 2 allows	control of ex	ternal logic th	-		
			and EB2 are only ef						
			is asserted (i.e	•	).				
						hit is set to $0.0$	during the initic	lization prog	
D7	RES	(i.e. $\sim$ RS	ED: Reserved for $T = GND$ ).				0		

# 5.25 DEVICE ID REGISTER (IDR)

The Device ID Register contains the binary equivalent of the revision number for this device. It can be used to ensure proper software and hardware versions are matched.

During a Control Bus Interface write cycle, the Control Bus Write Command Register bit (CCR) of the Interrupt Condition Register (ICR) will be set to 1, and will ignore write cycle.

#### **REVISION TABLE**

IDI (he	-	DEVICE DESCRIPTION
10 11		PLAYER + Revision A PLAYER + Revision B

#### ACCESS RULES

_	ADDRES	ss i	READ	WRITE					
	18h	A	Always	Write Rejec	t				
	D7	D6	D5	D4	D3	D2	D1	DO	
	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0	

Bit	Symbol	Description
D0-D3	DID0-DID3	<b>DEVICE ID BIT</b> <0-3>: Circuit enhancement revision number. Bit 3 is the MSB. The initial revision of the PLAYER + is equal to 0 and enhancements will increment this number.
D4-D7	DID4-DID7	<b>DEVICE ID BIT</b> <4-7>: Architecture level of the PHY device. Bit 7 is the MSB. The original PLAYER device was equal to 0 and the PLAYER + is equal to 1. This number will only be incremented after a significant architectural change.

#### 5.26 CURRENT INJECTION COUNT REGISTER (CIJCR)

The Current Injection Count Register takes a snap-shot of the Injection Counter during every Control Bus Interface read cycle of this register.

During a Control Bus Interface write cycle, the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR) will be set to 1 and will ignore a write cycle.

The Injection Counter is an 8-bit down-counter which decrements every 80 ns.

The counter is active only during One Shot or Periodic Injection Modes (i.e. Injection Control <1:0> bits (IC<1:0>) of the Current Transmit State Register (CTSR) are set to either 01 or 10).

The Injection Threshold Register (IJTR) value is loaded into the Injection Counter when the counter reaches zero and during every Control Bus Interface write cycle of IJTR.

The counter is initialized to 0 during the reset process (i.e.  $\sim$  RST = GND).

# ACCESS RULES

ACCE	SS RUL	.ES								
A	DDRES	s	F	READ	WRITE					
	19h		A	lways	Write Rejec	:t				
	)7	D	6	D5	D4	 D3	D2	D1	D0	
	C7	IJC		IJC5	IJC4	IJC3	IJC2	IJC1	IJCO	
10	07	100	.0	1000	1004	1000	1902	1901	1300	
Bit	Syn	nbol					Descriptio	n		
D0-D7	IJC0-	-IJC7	INJE	CTION COL	JNT BIT<0-7>	: Current val	ue of the Injec	tion Counter.		
			IJC0	is the Least	Significant Bit (	LSB).				

## 5.27 INTERRUPT CONDITION COMPARISON REGISTER (ICCR)

The Interrupt Condition Comparison Register ensures that the Control Bus must first read a bit modified by the PLAYER+ device before it can be written to by the Control Bus Interface.

The current state of the Interrupt Condition Register (ICR) is automatically written into the Interrupt Condition Comparison Register (i.e. ICCR = ICR) during a Control Bus Interface read-cycle of ICR.

During a Control Bus Interface write cycle, the PLAYER + device will set the Conditional Write Inhibit bit (CWI) of the Interrupt Condition Register (ICR) to 1 and disallow the setting or clearing of a bit within ICR when the value of a bit in ICR differs from the value of the corresponding bit in the interrupt Condition Comparison Register.

#### ACCESS RULES

ADDRE	SS	READ	READ WRITE					
1Ah		Always	Always					
D7	D6	D5	D4	D3	D2	D1	D0	
UDIC	RCBC	RCAC	LEMTC	CWIC	CCRC	CPEC	DPEC	

Bit	Symbol	Description
D0	DPEC	PHY_REQUEST DATA PARITY ERROR COMPARISON: The comparison bit for the PHY_Request Data Parity Error bit (DPE) of the Interrupt Condition Register (ICR).
D1	CPEC	<b>CONTROL BUS DATA PARITY ERROR COMPARISON:</b> The comparison bit for the Control Bus Data Parity Error bit (CPE) of the Interrupt Condition Register (ICR).
D2	CCRC	<b>CONTROL BUS WRITE COMMAND REJECT COMPARISON:</b> The comparison bit for the Control Bus Write Command Reject bit (CCR) of the Interrupt Condition Register (ICR).
D3	CWIC	<b>CONDITIONAL WRITE INHIBIT COMPARISON:</b> The comparison bit for the Conditional Write Inhibit bit (CWI) of the Interrupt Condition Register (ICR).
D4	LEMTC	LINK ERROR MONITOR THRESHOLD COMPARISON: The comparison bit for the Link Error Monitor Threshold bit (LEMT) of the Interrupt Condition Register (ICR).
D5	RCAC	<b>RECEIVE CONDITION A COMPARISON:</b> The comparison bit for the Receive Condition A bit (RCA) of the Interrupt Condition Register (ICR).
D6	RCBC	<b>RECEIVE CONDITION B COMPARISON:</b> The comparison bit for the Receive Condition B bit (RCB) of the Interrupt Condition Register (ICR).
D7	UDIC	USER DEFINABLE INTERRUPT COMPARISON: The comparison bit for the User Definable Interrupt bit (UDIC) of the Interrupt Condition Register (ICR).

## 5.28 CURRENT TRANSMIT STATE COMPARISON REGISTER (CTSCR)

The Current Transmit State Comparison Register ensures that the Control Bus must first read a bit modified by the PLAYER + device before it can be written to by the Control Bus Interface.

The current state of the Current Transmit State Register (CTSR) is automatically written into the Current Transmit State Comparison Register A (i.e. CTSCR=CTSR) during a Control Bus Interface read cycle of CTSR.

During a Control Bus Interface write cycle, the PLAYER+ device will set the Conditional Write Inhibit bit (CWI) of the Interrupt Condition Register (ICR) to 1 and disallow the setting or clearing of a bit within the CTSR when the value of a bit in the CTSR differs from the value of the corresponding bit in the Current Transmit State Comparison Register.

#### ACCESS RULES

ADDRESS		READ	WRITE				
1Bh Always		Always	Always				
D7	D6	D5	D4	D3	D2	D1	D0
RESC	PRDPEC	SEC	IC1C	IC0C	TM2C	TM1C	TM0C

	Symbol	Description
D0	TM0C	<b>TRANSMIT MODE</b> <0> <b>COMPARISON:</b> The comparison bit for the Transmit Mode <0> bit (TM0) of the Current Transmit State Register (CTSR).
D1	TM1C	<b>TRANSMIT MODE</b> <1> <b>COMPARISON:</b> The comparison bit for the Transmit Mode <1> bit (TM1) of the Current Transmit State Register (CTSR).
D2	TM2C	<b>TRANSMIT MODE</b> <2> <b>COMPARISON:</b> The comparison bit for the Transmit Mode <2> bit (TM2) of the Current Transmit State Register (CTSR).
D3	IC0C	<b>INJECTION CONTROL</b> <0> <b>COMPARISON:</b> The comparison bit for the Injection Control <0> bit (IC0) of the Current Transmit State Register (CTSR).
D4	IC1C	<b>INJECTION CONTROL</b> <1> <b>COMPARISON:</b> The comparison bit for the Injection Control <1> bit (IC1) of the Current Transmit State Register (CTSR).
D5	SEC	<b>SMOOTHER ENABLE COMPARISON:</b> The comparison bit for the Smoother Enable bit (SE) of the Current Transmit State Register (CTSR).
D6	PRDPEC	PHY_REQUEST DATA PARITY ENABLE COMPARISON: The comparison bit for the PHY_Request Data Parity Enable bit (PRDPE) of the Current Transmit State Register (CTSR).
D7	RESC	<b>RESERVED COMPARISON:</b> The comparison bit for the Reserved bit (RES) of the Current Transmit State Register (CTSR).

## 5.29 RECEIVE CONDITION COMPARISON REGISTER A (RCCRA)

The Receive Condition Comparison Register A ensures that the Control Bus must first read a bit modified by the PLAYER+ device before it can be written to by the Control Bus Interface.

The current state of RCRA is automatically written into the Receive Condition Comparison Register A (i.e. RCCRA=RCRA) during a Control Bus Interface read cycle of RCRA.

During a Control Bus Interface write cycle, the PLAYER + device will set the Conditional Write Inhibit bit (CWI) of the Interrupt Condition Register (ICR) to 1 and prevent the setting or clearing of a bit within RCRA when the value of a bit in RCRA differs from the value of the corresponding bit in the Receive Condition Comparison Register A.

### ACCESS RULES

_	ADDRE	SS	READ	WRITE					
	1Ch		Always	Always					
	D7	D6	D5	D4	D3	D2	D1	D0	
	LSUPIC	LSCC	NTC	NLSC	MLSC	HLSC	QLSC	NSDC	

Bit	Symbol	Description
D0	NSDC	<b>NO SIGNAL DETECT COMPARISON:</b> The comparison bit for the No Signal Detect bit (NSD) of the Receive Condition Register A (RCRA).
D1	QLSC	<b>QUIET LINE STATE COMPARISON:</b> The comparison bit for the Quiet Line State bit (QLS) of the Receive Condition Register A (RCRA).
D2	HLSC	HALT LINE STATE COMPARISON: The comparison bit for the Halt Line State bit (HLS) of the Receive Condition Register A (RCRA).
D3	MLSC	MASTER LINE STATE COMPARISON: The comparison bit for the Master Line State bit (MLS) of the Receive Condition Register A (RCRA).
D4	NLSC	<b>NOISE LINE STATE COMPARISON:</b> The comparison bit for the Noise Line State bit (NLS) of the Receive Condition Register A (RCRA).
D5	NTC	<b>NOISE THRESHOLD COMPARISON:</b> The comparison bit for the Noise Threshold bit (NT) of the Receive Condition Register A (RCRA).
D6	LSCC	LINE STATE CHANGE COMPARISON: The comparison bit for the Line State Change bit (LSC) of the Receive Condition Register A (RCRA).
D7	LSUPIC	LINE STATE UNKNOWN AND PHY INVALID COMPARISON: The comparison bit for the Line State Unknown and PHY Invalid bit (LSUPI) of the Receive Condition Register A (RCRA).

## 5.30 RECEIVE CONDITION COMPARISION REGISTER B (RCCRB)

The Receive Condition Comparison Register B ensures that the Control Bus must first read a bit modified by the PLAYER+ device before it can be written to by the Control Bus Interface.

The current state of RCRB is automatically written into the Receive Condition Comparison Register B (i.e. RCCRB=RCRB) during a Control Bus Interface read cycle RCRB.

During a Control Bus Interface write cycle, the PLAYER + device will set the Conditional Write Inhibit bit (CWI) of the Interrupt Condition Register (ICR) to 1 and prevent the setting or clearing of a bit within RCRB when the value of a bit in RCRB differs from the value of the corresponding bit in the Receive Condition Comparison Register B.

#### ACCESS RULES

ADDRE	SS	READ	WRITI	Ε			
1Dh		Always	Alway	S			
D7	D6	D5	D4	D3	D2	D1	D0
RESC	SILSC	EBOUC	CSEC	LSUPVC	ALSC	STC	ILSC

D0       ILSC       IDLE LINE STATE COMPARISON: The comparison bit for the Idle Line State bit (ILS) of the Receive Condition Register B (RCRB).         D1       STC       STATE THRESHOLD COMPARISON: The comparison bit for the State Threshold bit (ST) of the Receive Condition Register B (RCRB).         D2       ALSC       ACTIVE LINE STATE COMPARISON: The comparison bit for the Active Line State bit (ALS) of the Receive Condition Register B (RCRB).         D3       LSUPVC       LINE STATE UNKNOWN AND PHY VALID COMPARISON: The comparison bit for the Line State Unknown and PHY Valid bit (LSUPV) of the Receive Condition Register B (RCRB).         D4       CSEC       CONNECTION SERVICE EVENT COMPARISON / CASCADE SYNCHRONIZATION ERROR: The comparison bit for the Cascade Synchronization Error/Connection Service Event bit (CSE) of the Receive Condition Register B (RCRB).         D5       EBOUC       ELASTICITY BUFFER OVERFLOW / UNDERFLOW COMPARISON: The comparison bit for the Elasticity Buffer Overflow/Underflow bit (EBOU) of the Receive Condition Register B (RCRB).         D6       SILSC       SUPPER IDLE LINE STATE COMPARISON: The comparison bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).         D7       RESC       RESERVED COMPARISON: The comparison bit for the Receive Condition Register B (RCRB).         D7       RESC       RESERVED COMPARISON: The comparison bit for the Receive Condition Register B (RCRB).
Condition Register B (RCRB).         D2       ALSC       ACTIVE LINE STATE COMPARISON: The comparison bit for the Active Line State bit (ALS) of the Receive Condition Register B (RCRB).         D3       LSUPVC       LINE STATE UNKNOWN AND PHY VALID COMPARISON: The comparison bit for the Line State Unknown and PHY Valid bit (LSUPV) of the Receive Condition Register B (RCRB).         D4       CSEC       CONNECTION SERVICE EVENT COMPARISON / CASCADE SYNCHRONIZATION ERROR: The comparison bit for the Cascade Synchronization Error/Connection Service Event bit (CSE) of the Receive Condition Register B (RCRB).         D5       EBOUC       ELASTICITY BUFFER OVERFLOW / UNDERFLOW COMPARISON: The comparison bit for the Elasticity Buf Overflow/Underflow bit (EBOU) of the Receive Condition Register B (RCRB).         D6       SILSC       SUPER IDLE LINE STATE COMPARISON: The comparison bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).         D7       RESC       RESERVED COMPARISON: The comparison bit for the Receive Condition Register B (RCRB).
Condition Register B (RCRB).         D3       LSUPVC         LINE STATE UNKNOWN AND PHY VALID COMPARISON: The comparison bit for the Line State Unknown and PHY Valid bit (LSUPV) of the Receive Condition Register B (RCRB).         D4       CSEC         CONNECTION SERVICE EVENT COMPARISON / CASCADE SYNCHRONIZATION ERROR: The comparison bit for the Cascade Synchronization Error/Connection Service Event bit (CSE) of the Receive Condition Register B (RCRB).         D5       EBOUC         EBOUC       ELASTICITY BUFFER OVERFLOW / UNDERFLOW COMPARISON: The comparison bit for the Elasticity Buffer Overflow/Underflow bit (EBOU) of the Receive Condition Register B (RCRB).         D6       SILSC         SUPER IDLE LINE STATE COMPARISON: The comparison bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).         D7       RESC         RESERVED COMPARISON: The comparison bit for the Receive Condition Register B (RCRB).
PHY Valid bit (LSUPV) of the Receive Condition Register B (RCRB).         D4       CSEC       CONNECTION SERVICE EVENT COMPARISON / CASCADE SYNCHRONIZATION ERROR: The comparison bit for the Cascade Synchronization Error/Connection Service Event bit (CSE) of the Receive Condition Register B (RCRB).         D5       EBOUC       ELASTICITY BUFFER OVERFLOW / UNDERFLOW COMPARISON: The comparison bit for the Elasticity Buffer Overflow/Underflow bit (EBOU) of the Receive Condition Register B (RCRB).         D6       SILSC       SUPER IDLE LINE STATE COMPARISON: The comparison bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).         D7       RESC       RESERVED COMPARISON: The comparison bit for the Receive Condition Register B (RCRB).
bit for the Cascade Synchronization Error/Connection Service Event bit (CSE) of the Receive Condition Registre B (RCRB).         D5       EBOUC         ELASTICITY BUFFER OVERFLOW / UNDERFLOW COMPARISON: The comparison bit for the Elasticity Buf Overflow/Underflow bit (EBOU) of the Receive Condition Register B (RCRB).         D6       SILSC         SUPER IDLE LINE STATE COMPARISON: The comparison bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).         D7       RESERVED COMPARISON: The comparison bit for the Receive Condition Register
Overflow/Underflow bit (EBOU) of the Receive Condition Register B (RCRB).           D6         SILSC         SUPER IDLE LINE STATE COMPARISON: The comparison bit for the Super Idle Line State bit (SILS) of the Receive Condition Register B (RCRB).           D7         RESC         RESERVED COMPARISON: The comparison bit for the Reserved bit (RES) of the Receive Condition Register
Receive Condition Register B (RCRB).           D7         RESC         RESERVED COMPARISON: The comparison bit for the Reserved bit (RES) of the Receive Condition Register

	is register can	not be written to during re	eset.			-		
ACCES	S RULES							
<b>A</b>	DDRESS	READ	WRITE					
	1Eh	Always	Conditional					
D' ES		D6 D5 ES CLKSEL	D4 RES	D3 RES	D2 RES	D1 CBPE	D0 PHYRST	]
Bit	Symbol				Descriptior	<u>ו</u>		
00	PHYRST	PLAYER RESET: PLAYER + device.						
		The PLAYER + au has been complete	,	s this bit 32	byte time afte	er its assertio	n to indicate tha	at the reset action
01	CBPE	This bit can be set <b>C-Bus Parity Enal</b> parity checking is c a mismatch occur, is discarded.	<b>ble:</b> This bit disat lone. When the t	oles or enab bit is set to	oles parity che , parity check	cking on C-B ing is enable	us data. When d during a C-Bu	s write cycle. Shou
		C-Bus data parity is	s always generat	ed during a	C-Bus read cy	ycle.		
D2-D4	RES	RESERVED: Rese	rved for future us	se.				
D5	CLKSEL	CLOCK SELECT: output to a 15.625						h sets the CLK16
	550	Note: When the value of			pear on the CLK1	6 output due to t	he frequency chang	je.
D6 D7	RES ESTC	<b>RESERVED:</b> Rese <b>ENABLE SCRUBE</b> (as set in the TDR Configuration Regi	SING on TRIGGE register), the Trig	ER CONDIT	ion Configurat	tion Register	(TTCR) is loade	
		Scrubbing is accon defined by the Scru				mbols followe	ed by ''scrub''sy	mbol pairs for a tin

## 5.32 CMT CONDITION COMPARISON REGISTER (CMTCCR)

The CMT Condition Comparison Register (CMTCR) ensures that the Control Bus must first read a bit modified by the PLAYER + device before it can be written to by the Control Bus Interface.

The current state of the CMT Condition Register (CMTCR) is automatically written into the CMT Condition Comparison Register (CMTCR) (i.e. CMTCCR = CMTCR) during a Control Bus Interface read-cycle of CMTCR.

During a Control Bus Interface write cycle, the PLAYER + device will set the Conditional Write Inhibit bit (CWI) of the Interrupt Control Register (ICR) to 1 and disallow the setting or clearing of a bit within the CMTCR when the value of a bit in the CMTCR differs from the value of the corresponding bit in the CMT Condition Comparison Register.

#### ACCESS RULES

				WRITE	READ	SS	ADDRE
			;	Always	Always		1Fh
D0	D1	D2	D3	D4	D5	D6	D7
RES	RES	RES	RES	RES	RES	STEC	TCOC

Bit	Symbol	Description
D0-D5	RES	RESERVED: Reserved for future use.
D6	STEC	SCRUB TIMER EXPIRED COMPARISON: The comparison bit for the Scrub Timer Expire bit (STE) of the CMT Condition Register (CMTCR).
D7	TCOC	<b>TRIGGER CONDITION OCCURRED COMPARISON:</b> The comparison bit for the Trigger Condition Occurred (TCO) bit of the CMT Condition Register (CMTCR).

# 5.33 CMT CONDITION REGISTER (CMTCR)

The CMT Condition Register maintains a history of all CMT events and actions performed. The corresponding CMT Condition Mask Register (CMTCMR) can be used to generate an interrupt. When the bits in both the CMTCMR and CMTCR are set, the Receive Condition Register B's Connection Service Event (RCRB.CSE) bit will be set.

### ACCESS RULES

ADDRE	SS	I	READ	WRITE				
20h		/	Always	Conditiona	al			
D7	D	6	D5	D4	D3	D2	D1	D0
TCO	ST	E	RES	RES	RES	RES	RES	RES

Bit	Symbol	Description
D0-D5	RES	RESERVED: Reserved for future use.
D6	STE	SCRUB TIMER EXPIRED: This bit is set to 1 when the Scrub Timer expires.
		Note: When STE is set, the Configuration Register (CR) is protected.
D7	тсо	<b>TRIGGER CONDITION OCCURRED:</b> This bit is set to 1 when a trigger condition is met. When a trigger occurs, the values in the Trigger Transmit Mode (TDR.TTM2-0) are loaded into the Current Transmit Mode Register (CTSR.TM2-0).
		Note: When TCO is set, the Current Transmit State Register (CTSR) is protected.

0-D5         RES         RESERVED: Reserved for future use.           6         STEM         SCRUB TIMER EXPIRED MASK: The mask bit for the Scrub Timer Expired (STE) bit of the CMT Condition Register (CMTCR).		SS RULES								
D7       D6       D5       D4       D3       D2       D1       D0         TCOM       STEM       RES       RES       RES       RES       RES       RES         Bit       Symbol       Description       Description         0-D5       RES       RESERVED: Reserved for future use.       6       STEM       SCRUB TIMER EXPIRED MASK: The mask bit for the Scrub Timer Expired (STE) bit of the CMT Condition Register (CMTCR).         7       TCOM       TRIGGER CONDITION OCCURRED MASK: The mask bit for the Trigger Condition Occurred (TCO) bit of the TCOM					1					
TCOM     STEM     RES     RES     RES     RES     RES       Bit     Symbol     Description       0-D5     RES     RESERVED: Reserved for future use.       6     STEM     SCRUB TIMER EXPIRED MASK: The mask bit for the Scrub Timer Expired (STE) bit of the CMT Condition Register (CMTCR).       7     TCOM     TRIGGER CONDITION OCCURRED MASK: The mask bit for the Trigger Condition Occurred (TCO) bit of the CMT Condition the trigger Condition Occurred (TCO) bit of the the	ـــــــــــــــــــــــــــــــــــــ			-	1 -	 	50	<b>D</b> 4	1	
Bit         Symbol         Description           0-D5         RES         RESERVED: Reserved for future use.           6         STEM         SCRUB TIMER EXPIRED MASK: The mask bit for the Scrub Timer Expired (STE) bit of the CMT Condition Register (CMTCR).           7         TCOM         TRIGGER CONDITION OCCURRED MASK: The mask bit for the Trigger Condition Occurred (TCO) bit of the										
0-D5         RES         RESERVED: Reserved for future use.           6         STEM         SCRUB TIMER EXPIRED MASK: The mask bit for the Scrub Timer Expired (STE) bit of the CMT Condition Register (CMTCR).           7         TCOM         TRIGGER CONDITION OCCURRED MASK: The mask bit for the Trigger Condition Occurred (TCO) bit of the		1								
6         STEM         SCRUB TIMER EXPIRED MASK: The mask bit for the Scrub Timer Expired (STE) bit of the CMT Condition Register (CMTCR).           7         TCOM         TRIGGER CONDITION OCCURRED MASK: The mask bit for the Trigger Condition Occurred (TCO) bit of the terms of terms of the terms of terms	Bit	-	DECED	· · · · · · · · · · · · · · · · · · ·						
Register (CMTCR).           7         TCOM         TRIGGER CONDITION OCCURRED MASK: The mask bit for the Trigger Condition Occurred (TCO) bit of the trigger Conditi CON (TCO) bit of the trigger Conditi CON (TCO) bit of										
			Registe	r (CMTCR).						
	7	ТСОМ				MASK: The	e mask bit for t	he Trigger Co	ndition Occ	curred (TCO) bit of

ESS RULES			
	READ		l
22h-23h	Always	DO NOT WRITE	]

500	Pagistara							
5.36 SC This is t the scru	the threshold vulue timer reach	HRESHOLD REG	al scrub timer. I Timer Expired	t has a reso (CMTCR.S	FE) bit is set.	6 $\mu$ s and a m	aximum value	of $\sim$ 10 ms. When
Writing	to STTR durin	g scrubbing will no	ot affect the sc	rubbing action	on.			
	S RULES							
AI	24h	READ Always	Always					
D7			D4	 D3	D2	D1	D0	
STT			STT4	STT3	STT2	STT1	STT0	
Bit	Symbol				Descriptio	on		
D0-D7	STT0-STT7	SCRUB TIMER	THRESHOLD B	3IT<0-7>::				
		STT0 is the Leas	st Significant Bi	t (LSB).				
					5			

	a Control Bus I vill be set to 1 a	and will ignore a	write cycle.					
ACCE	SS RULES							
A	DDRESS	READ	WRITE					
	25h	Always	Write Reject	ot				
D	7 D6	D5	D4	D3	D2	D1	D0	
ST	V7 STV6	S STV5	STV4	STV3	STV2	STV1	STV0	
Bit	Symbol				Descriptio	on		
D0-D7	STV0-STV7	SCRUB TIME	R VALUE BIT<	0-7>: Snap-9	shot of the scr	ub timer.		
		STV0 is the Le	east Significant E	Bit (LSB).				

# 5.38 TRIGGER DEFINITION REGISTER (TDR)

This register determines which events cause a trigger transition and which transmit mode is entered when a trigger transition is detected. The trigger transmit modes are the same as those found in the Current Transmit State Register (CTSR), and are loaded from the TDR into the CTSR when any of the selected trigger conditions occur. When a trigger condition occurs CMTCR.TCO is set.

The Trigger Definition Register is useful to implement the strict PC\_React time requirement.

### ACCESS RULES

	ADDRES	SS		READ	WRITE					
	26h			Always	Always					
	D7	D6		D5	D4	D3	D2	D1	D0	
	TONT	TOQL	.S	TOHLS	TOMLS	TOSILS	TTM2	TTM1	TTM0	
						_				
Bit	Symbol	-			005 40 4 0		escription			
D0, D1, D2	TTM0, TTM1, TTM2	Curren	it Trar		egister (CTSR					loaded into the tion is selected by
		ттм2	тт	M1 TTM0						
		0	0	0	Active Tran	smit Mode (/	ATM): Normal	transmission	of incoming PH	HY Request data.
		0	0	1	Idle Transm	nit Mode (ITN	I): Transmissi	on of Idle sym	bol pairs (1111	1 11111).
		0 1 0 <b>Off Transmit Mode (OTM):</b> Transmission of Quiet symbol pairs (00000 00000) and deassertion of the PMD transmitter Enable pin (TXE).							000 00000) and	
		0       1       1       Reserved: Reserved for future use. Users are discouraged from using this transmit mode. If selected, however, the transmitter will generate Quiet symbol pairs (00000 00000).								
		1	0	0	Master Tran (00100 0000		MTM): Transr	mission of Hal	t and Quiet sym	nbol pairs
		1	0	1	Halt Transm	nit Mode (HT	M): Transmiss	sion of Halt sy	mbol pairs (001	100 00100).
		1	1	0	Quiet Trans	mit Mode (Q	TM): Transmi	ssion of Quiet	t symbol pairs (	00000 00000).
		1	1	1		ected, howeve			uraged from usi rate Quiet symb	ng this transmit ool pairs
D3	TOSILS	TRIGO	ER O	N SILS: Trig	ger when SILS	is received.				
D4	TOMLS	TRIGO	ER O	N MLS: Trigg	ger when MLS	is received.				
D5	TOHLS	TRIGO	ER O	N HLS: Trigg	ger when HLS	is received.				
D6	TOQLS	TRIGO	ER O	N QLS (or N	ISD): Trigger w	hen QLS is r	eceived.			
D7	TONT	TRIGO	ER O	N Noise Thr	reshold: Trigge	er when Nois	e Threshold is	reached (Cu	rrent Noise Reg	gister=0).
D7				•	,			reached (Cu	rrent Noise Reç	jister = 0).

# 5.39 TRIGGER TRANSITION CONFIGURATION REGISTER (TTCR)

The Trigger Transition Configuration Register holds the configuration switch setting to be loaded into the Configuration Register (CR) when a trigger transition takes place. When scrubbing is enabled, scrubbing is performed for a period of time indicated by the Scrub Timer Threshold Register (STTR). The register bit descriptions for the Configuration Register and, therefore, the Trigger Transition Configuration Register are reprinted below.

### ACCESS RULES

A	27h	SS		READ Always	Always							
			I					-				
D	-	D6		D5	D4	D3	D2	D1	D0	Г		
BI	E	AIE		TRS1	TRS0	BIS1	BIS0	AIS1	AIS0			
Bit	Syı	mbol					Descriptio	on				
D0, D1	AIS0,	AIS1		A_INDICATE SELECTOR <0, 1>: The A_Indicate Selector <0, 1> bits selects one of the four Configuration Switch data buses for the A_Indicate output port (AIP, AIC, AID<7:0>).								
			AIS									
			0	0	PHY Invalid B	us						
			0	1 0	Receiver Bus			· · · · · ·				
				1	A_Request E B_Request E							
D2, D3	BIS0,	BIS1			ELECTOR <0 vitch data buse	, –						
			BIS									
			0	0	PHY Invalid B	us						
			0	1	Receiver							
			1	0	A_Request E							
			1	1	B_Request E							
			Note		this bit can be set a is not offer a B_In		the DP83256 (fo	r single path statio	ons), it will not af	fect any I/Os since the		
D4, D5	TRS0	), TRS1	<b>TRANSMIT REQUEST SELECTOR</b> < 0, 1>: The Transmit Request Selector < 0, 1> bits selects one of the four Configuration Switch data buses for the input to the Transmitter Block.									
			TRS	1 TRS0								
			0	0	PHY Invalid B	us						
			0	1	<b>Receiver Bus</b>							
			1	0	A_Request E	Bus						
			1	1	B_Request E	Bus						
			Note	Register (CTS		nd the PHY Inva				urrent Transmit State ransmit continuous Idle		
D6	AIE		A	INDICATE E	NABLE:							
			d	isabled.				•	e tri-stated w	hen the port is		
			1: E	nables the A	_Indicate outp	out port (AIP,	AIC, AID<7:0	D>).				
D7	BIE		В	INDICATE E	NABLE:							
			d	isabled.				•	e tri-stated w	hen the port is		
					_Indicate outp							
			Note		this bit can be set a s not offer a B_In		the DP83256 (fo	r single path statio	ons), it will not af	fect any I/Os since the		

OT ACCESS THESE REGI	STERS
ESS RULES	
DDRESS READ 28h–3Ah Always	WRITE DO NOT WRITE

# 5.41 CLOCK GENERATION MODULE REGISTER (CGMREG)

This register is used to enable or disable the 125 MHz ECL Transmit clock outputs. These outputs are not required for use in a standard FDDI board implementation and are disabled by default to reduce high frequency noise.

These TXC outputs are included for support of alternate FDDI PMDs, such as unshielded twisted pair copper cable.

DO NOT WRITE TO RESERVED REGISTER BITS. Writes to reserved register bits could prevent proper device operation. Therefore, read the register first, and then write it back with the non-reserved bits set to the desired value.

### ACCESS RULES

	ADDRE	SS		READ	WRITE					
	3Bh			Always	Always					
[	07	I	D6	D5	D4	D3	D2	D1	D0	
R	ES	F	RES	FLTREN	RES	TXCE	RES	RES	RES	
Bit	Symt	ool					Description			
D0-D2	RES			RVED BITS: DO		GE THE VALU	JE OF THESE	E BITS. Chang	jes to reserved	d register bits could
D3	TXCE	:	reset to	SMIT CLOCK E 0 0, TXC output XC clocks are only	ts are disabled	I. TXC outputs	s are disabled	l on reset.	uts are enable	d. When this bit is
D4	RES			SERVED BITS: DO NOT CHANGE THE VALUE OF THESE BITS. Changes to reserved register bits could event proper device operation.						
D5	FLTR	EN	diagno	ILTER ENABLE: When bit is set to 1, the internal loop filter node is connected to the LPFLTR pin for iagnostic viewing. This bit is reset to 0 by default, which disconnects the filter node from the LPFLTR pin. ote: In normal operation this bit should be disabled (=0).						
D6-D7	RES			<b>RVED BITS:</b> DO		GE THE VALU	JE OF THESE	E BITS. Chang	jes to reserve	d register bits could

# 5.42 ALTERNATE PMD REGISTER (APMDREG)

This register is used to enable or disable the Alternate PMD inputs and ouputs. These signals are not required for use in FDDI board implementations that do not require a scrambler that is external to the PLAYER+ device. The actual interface consists of the signal pairs RXC\_OUT, RXD\_OUT, RXC\_IN, and RXD\_IN.

The interface is disabled by default and should only be enabled if it is being used. Note that Long Internal Loopback should not be used when the Alternate PMD Interface is enabled.

DO NOT WRITE TO RESERVED REGISTER BITS. Writes to reserved register bits could prevent proper device operation. Therefore, read the register first, and then write it back with the non-reserved bits set to the desired value.

Note: The Alternate PMD Interface pins are only available on the 100-pin DP83256-AP and 160-pin DP83257 PLAYER + devices. The Alternate PMD Interface is disabled on reset.

#### ACCESS RULES

ADDRE	ESS	READ	WRIT	E				
3Ch	1	Always	Alway	'S				
D7	D6	D5	D4	D3	D2	D1	D0	
RES	RES	RES	RES	APMDEN	RES	RES	RES	]

Bit	Symbol	Description
D0-D2	RES	<b>RESERVED BITS:</b> DO NOT CHANGE THE VALUE OF THESE BITS. Changes to reserved register bits could prevent proper device operation.
D3	APMDEN	ALTERNATE PMD ENABLE: When bit is set to 1, the Alternate PMD Interface is enabled. When this bit is reset to 0, the Alternate PMD Interface is disabled.
		The Alternate PMD Interface consists of the following extra ECL signal pairs RXC_OUT, RXD_OUT, RXC_IN, and RXD_IN.
		In some alternate PMD implementations it may also be necessary to use the 125 MHz Transmit Clock signals (TXC). The TXC outputs must be separately enabled by the TXCE bit in the CGMREG register. Note: The Alternate PMD Interface pins are only available on the 100-pin DP83256-AP and 160-pin DP83257 PLAYER + devices. The Alternate PMD Interface is disabled on reset.
D4-D7	RES	RESERVED BITS: DO NOT CHANGE THE VALUE OF THESE BITS. Changes to reserved register bits could prevent proper device operation.

### 5.43 GAIN REGISTER (GAINREG)

The Gain Register contains the settings for the CGM's on-chip programmable loop filter. For optimal jitter performance on the revision A and B PLAYER+ device's Filter Position 4 should be used. The user should check that the IDR register is equal to revision A or B (10h or 11h) before changing the filter setting as later revisions will default to the correct setting which may be a different filter position number.

#### Pseudo Code Programming Example:

Care must be taken when changing the settings of the on-chip programmable loop filter. The filter should only be set to the recommended value and the additional bits in the Gain Register must not be altered. Alteration of the reserved bits in the Gain Register may result in improper PLAYER + device operation.

The following pseudo code outlines the proper procedure for setting the Gain Register loop filter settings to the correct value.

```
// Register names and constants are all in UPPERCASE
//
//
#define REV_B 0xll
#define REV_A 0xl0
#define LOOP_MASK 0xlF
#define NEW_LOOP 0x40
```

if (IDR <= REV\_B) {</pre>

temp = GAIN\_REG
temp = temp & LOOP\_MASK
temp = temp | NEW\_LOOP
GAIN\_REG = temp

}

else {Do Nothing}

#### ACCESS RULES

ADDRE	ADDRESS		WRITE				
3Dh		Always	Always	<u> </u>			
D7	D6	D5	D4	D3	D2	D1	D0
FILT2	FILT1	FILT0	RES	RES	RES	RES	RES

Bit D0-D4	Symbol RES			alter these b	Description its. The device may cease to operate properly if these bits are
D5-D7	FILTO, FILT1, FILT2	loop filter Note: Filte	SELECTION rs.		The Filter Selection <0, 1, 2> bits select one of five on-chip CGM ecified or recommended should not be used and may result in non-optimal device
		FILT2	FILT1	<b>FILTO</b>	
		1	1	0	FP0: Filter Position 0.
		1	1	1	FP1: Filter Position 1.
		0	0	0	FP2: Filter Position 2. This is the filter selected after reset on th revision A and B PLAYER + devices.
		0	0	1	FP3: Filter Position 3.
		0	1	0	FP4: Filter Position 4. This is the recommended filter position for the revision A and B PLAYER + devices.

	THESE REGIS	IERS		
ESS RULES	READ	WRITE		
3Eh-3Fh	Always	DO NOT WRITE		

# 6.0 Signal Descriptions

## 6.1 DP83256VF PIN DESCRIPTIONS

The pin descriptions for the DP83256VF are divided into 5 functional interfaces: PMD Interface, PHY Port Interface, Control Bus Interface, Clock Interface, and Miscellaneous Interface.

For a Pinout Summary list, refer to Table 8-1 and Figure 8-1, DP83256VF 100-Pin JEDEC Metric PQFP Pinout.

### PMD INTERFACE

The PMD Interface consists of I/O signals used to connect the PLAYER+ device to the Physical Medium Dependant (PMD) sublayer.

Symbol	Pin #	I/O	Description
PMID+ PMID-	39 38	I	PMD Indicate Data: Differential, 100k ECL, 125 Mbps serial data input signals from the PMD receiver.
PMRD+ PMRD-	33 32	0	PMD Request Data: Differential, 100k ECL, 125 Mbps serial data output signals to the PMD transmitter
SD+ SD-	37 36	I	Signal Detect: Differential 100k ECL input signals from the PMD receiver indicating that a signal is being received by the PMD receiver.
TEL	47	I	<b>PMD Transmitter Enable Level:</b> A TTL input signal to select the PMD transmitter Enable (TXE) signal level.
TXE	46	0	level. <b>PMD Transmitter Enable:</b> A TTL output signal to enable/disable the PMD transmitter. The output level of the TXE pin is determined by three parameters: the Transmit Enable (TE) bit in the Mode Register, th TM2-TM0 bits in the Current Transmit State Register, and the input to the TEL pin. The following rules summarize the output of the TXE pin: 1. If TE = 0 and TEL = GND, then TXE = $V_{CC}$ 2. If TE = 0 and TEL = GND, then TXE = GND 3. If TE = 1 and OTM and TEL = GND, then TXE = $V_{CC}$ 4. If TE = 1 and OTM and TEL = $V_{CC}$ , then TXE = GND 5. If TE = 1 and not OTM and TEL = GND, then TXE = GND 6. If TE = 1 and not OTM and TEL = $V_{CC}$ , then TXE = $V_{CC}$

# PHY PORT INTERFACE

The PHY Port Interface consists of I/O signals used to connect the PLAYER+ device to the Media Access Control (MAC) sublayer or other PLAYER+ device. The DP83256 Device has two PHY Port Interfaces. The A\_Indicate path from one PHY Port Interface and the B\_Request path from the second PHY Port Interface. Each path consists of an odd parity bit, a control bit, and two 4-bit symbols.

Refer to section 3.3, the Configuration Switch, for more information.

Symbol	Pin #	1/0	Description
AIP	6	0	<b>PHY Port A Indicate Parity:</b> A TTL output signal representing odd parity for the 10-bit wide Port A Indicate signals (AIP, AIC, and AID<7:0>).
AIC	7	0	<b>PHY Port A Indicate Control:</b> TTL output signal indicating that the two 4-bit symbols (AID<7:4> and AID<3:0>) are either control symbols (AIC=1) or data symbols (AIC=0).
AID7 AID6 AID5 AID4	8 9 10 13	0	<b>PHY Port A Indicate Data:</b> TTL output signals representing the first 4-bit data/control symbol. AID7 is the most significant bit and AID4 is the least significant bit of the first symbol.
AID3 AID2 AID1 AID0	14 15 16 17	0	<b>PHY Port A Indicate Data:</b> TTL output signals representing the second 4-bit data/control symbol. AID3 is the most significant bit and AID0 is the least significant bit of the second symbol.
BRP	70	I	<b>PHY Port B Request Parity:</b> A TTL input signal representing odd parity for the 10-bit wide Port A Request signals (BRP, BRC, and BRD<7:0>).
BRC	69	I	<b>PHY Port B Request Control:</b> A TTL input signal indicating that the two 4-bit symbols (BRD<7:4> and BRD<3:0>) are either control symbols (BRC=1) or data symbols (BRC=0).
BRD7 BRD6 BRD5 BRD4	68 67 66 63	I	<b>PHY Port B Request Data:</b> TTL input signals representing the first 4-bit data/control symbol. BRD7 is the most significant bit and BRD4 is the least significant bit of the first symbol.
BRD3 BRD2 BRD1 BRD0	62 61 60 59	I	<b>PHY Port B Request Data:</b> TTL input signals representing the second 4-bit data/control symbol. BRD3 is the most significant bit and BRD0 is the least significant bit of the second symbol.

# CONTROL BUS INTERFACE

The Control Bus Interface consists of I/O signals used to connect the PLAYER+ device to Station Management (SMT). The Control Bus is an asynchronous interface between the PLAYER+ device and a general purpose microprocessor or other controller. It provides access to 64 8-bit internal registers.

In the PLAYER+ device the Control Bus address range has been expanded by 1-bit to 6 bits of address space.

	Pin #	1/0	Description
~CE	73	I	<b>Control Enable:</b> An active-low, TTL, input signal which enables the Control Bus port for a read or write cycle. $R/\sim W$ , CBA<5:0>, CBP, and CBD<7:0> must be valid at the time $\sim CE$ is low.
R/∼W	72	I	<b>Read/</b> ~ Write: A TTL input signal which indicates a read Control Bus cycle( $R/\sim W=1$ ), or a write Control Bus cycle ( $R/\sim W=0$ ).
~ ACK	75	0	~ Acknowledge: An active low, TTL, open drain output signal which indicates the completion of a read or write cycle. During a read cycle, CBD<7:0> are valid as long as ~ ACK is low (~ ACK=0). During a write cycle, a microprocessor must hold CBD<7:0> valid until ~ ACK becomes low. Once ~ ACK is low it will remain low as long as ~ CE remains low (~ CE=0).
~ INT	74	0	~ Interrupt: An active low, open drain, TTL, output signal indicating that an interrupt condition has occurred. The Interrupt Condition Register (ICR) should be read in order to find out the source of the interrupt. Interrupts can be masked through the use of the Interrupt Condition Mask Register (ICMR).
CBA5	83	1	Control Bus Address: TTL input signals used to select the address of the register to be read or written.
CBA4	82		CBA5 is the most significant bit (MSB) and CBA0 is the least significant bit (LSB) of the address signals.
CBA3	81		
CBA2	80		
CBA1	77		
CBA0	76		
CBP	96	1/0	<b>Control Bus Parity:</b> A bidirectional, TTL signal representing odd parity for the Control Bus data (CBD<7:0>).
			During a read cycle, the signal is held valid by the PLAYER + device as long as $\sim$ ACK is low.
			During a write cycle, the signal must be valid when $\sim$ CE is low, and must be held valid until $\sim$ ACK becomes low. If incorrect parity is used during a write cycle, the PLAYER + device will inhibit the write cycle and set the Control Bus Data Parity Error (CPE) bit in the Interrupt Condition Register (ICR).
CBD7	95	1/0	Control Bus Data: Bidirectional, TTL signals containing the data to be read from or written to a register.
CBD6	94		During a read cycle, the signal is held valid by the PLAYER + device as long as $\sim$ ACK is low.
CBD5	93		
CBD4	92		During a write cycle, the signal must be valid when $\sim$ CE is low, and must be held valid until $\sim$ ACK becomes low.
CBD3	91		Decomes low.
CBD2	90		
CBD1	89		
CBD0	86		

# CLOCK INTERFACE

The Clock Interface consists of 12.5 MHz and 25 MHz clocks supplied by the PLAYER+ device as well as reference and feedback inputs.

Symbol	Pin #	1/0	Description
LBC1 LBC2 LBC3 LBC4 LBC5	4 3 2 1 100	0	<b>Local Byte Clock:</b> TTL compatible, 12.5 MHz, 50% duty cycle clock outputs which are phase locked to a crystal oscillator or reference signal. The PHSEL input determines whether the five phase outputs are phase offset by 8 ns or 16 ns.
PH_SEL	22	I	Phase Select: TTL compatible input used to select either a 8 ns or 16 ns phase offset between the 5 local byte clocks (LBC's). The LBC's are phase offset 8ns apart when PH_SEL is at a logic LOW level and 16 ns apart when at a logic HI level.
FBK_IN	25	I	<b>Feedback Input:</b> TTL compatible input for use as the PLL's phase comparator feedback input to close the Phase Locked Loop. This input is intended to be driven from one of the Local Byte Clocks (LBC's) from the same PLAYER + device.
LSC	99	0	<b>Local Symbol Clock:</b> TTL compatible 25 MHz output for driving the MACSI or BMAC devices. This output's negative phase transition is aligned with the LBC1 output transitions and has a 40% HI and 60% LOW duty cycle.
CLK16	5	0	<b>Clock 16/32:</b> TTL compatible clock with a selectable frequency of approximately 15.625 MHz or 31.25 MHz. The frequency can be selected using the Clock Select (CLKSEL) bit of the Mode 2 Register (MODE2).
XTALIN	27	I	<ul> <li>Note: No glitches appear at the output when switching frequencies.</li> <li>External Crystal Oscillator Input: This input in conjunction with the XTAL_OUT output, is designed for use of an external crystal oscillator network as the frequency reference for the clock generation module's internal VCO. A diagram of the required circuit, which includes only a 12.5 MHz crystal and 2 loading capacitors, is shown in <i>Figure 3-19</i>.</li> <li>This input is selected when the REF_SEL input is at a logic LOW level. When not being used, this input should be tied to ground.</li> </ul>
XTAL_OUT	26	0	External Crystal Oscillator Output: This output in conjunction with the XTAL_IN input, is designed for use of an external crystal oscillator network as the frequency reference for the clock generation module's internal VCO. A diagram of the required circuit, which includes only a 12.5 MHz crystal and 2 loading capacitors, is shown in <i>Figure 3-19</i> .
REF_IN	24	I	<b>Reference Input:</b> TTL compatible input for use as the PLL's phase comparator reference frequency This input is for use in dual attach station or concentrator configurations where there are multiple PLAYER + devices at a given site requiring synchronization. This input is selected when the REF_SEL input is at a logic HI level.
REF_SEL	23	1	<b>Reference Select:</b> TTL compatible input which selects either the crystal oscillator inputs XTAL_IN and XTAL_OUT or the REF_IN inputs as the reference frequency inputs for the PLL. The crystal oscillator inputs are selected when REF_SEL is at a logic LOW level and the REF_IN input is selected as the reference when REF_SEL is at a logic HI level.
LPFLTR	30	0	Loop Filter: This is a diagnostic output that allows monitoring of the clock generation module's filter node. This output is disabled by default and does not need to be connected to any external device. It can be enabled using the FLTREN bit of the Clock generation module register (CGMREG). Note: In normal operation this pin should be disabled.
	1		

# MISCELLANEOUS INTERFACE

The Miscellaneous Interface consist of a reset signal, user definable sense signals, and user definable enable signals.

Symbol	Pin #	1/0	Description
~RST	71	Ι	<b>Reset:</b> An active low, TTL, input signal which clears all registers. The signal must be kept asserted for a minimum amount of time. Once the $\sim$ RST signal is asserted, the PLAYER + device should be allowed the specified amount of time to reset internal logic. Note that bit zero of the Mode Register will be set to zero (i.e. Stop Mode). See section 4.2, Stop Mode of Operation for more information
SP0	40	I	User Definable Sense Pin 0: A TTL input signal from a user defined source. Sense Bit 0 (SB0) of the User Definable Register (UDR) will be set to one if the signal is asserted for a minimum of 160 ns. Once the asserted signal is latched, Sense Bit 0 can only be cleared through the Control Bus Interface, even it the signal is deasserted. This ensures that the Control Bus Interface will record the source of events which can cause interrupts.
SP1	42	I	User Definable Sense Pin 1: A TTL input signal from a user defined source. Sense Bit 1 (SB1) of the User Definable Register (UDR) will be set to one if the signal is asserted for a minimum of 160 ns. Once the asserted signal is latched, Sense Bit 1 can only be cleared through the Control Bus Interface, even it the signal is deasserted. This ensures that the Control Bus Interface will record the source of events which can cause interrupts.
EP0	41	0	User Definable Enable Pin 0: A TTL output signal allowing control of external logic through the Control Bus Interface. EP0 is asserted/deasserted through Enable Bit 0 (EB0) of the User Definable Register (UDR). When Enable Bit 0 is set to zero, EP0 is deasserted. When Enable Bit 0 is set to one, EP0 is asserted.
EP1	43	0	User Definable Enable Pin 1: A TTL output signal allowing control of external logic through the Control Bus Interface. EP1 is asserted/deasserted through Enable Bit 1 (EB1) of the User Definable Register (UDR). When Enable Bit 1 is set to zero, EP1 is deasserted. When Enable Bit 1 is set to one, EP1 is asserted.

### POWER AND GROUND

All power pins should be connected to a single +5V power supply using the recommended filtering. All ground pins should be connected to a common 0V ground supply. Bypassing and filtering requirements are given in a separate User Information Document.

Symbol	Pin #	1/0	Description
V <sub>CC</sub> ANALOG	20		Power: Positive 5V power supply for the PLAYER + device's CGM VCO.
GND_ANALOG	21		Ground: Power supply return for the PLAYER + device's CGM VCO.
V <sub>CC</sub> _CORE	88		Power: Positive 5V power supply for the core PLAYER section logic gates.
GND_CORE	87		Ground: Power supply return for the core PLAYER section logic gates.
V <sub>CC</sub> _ECL	31, 34, 44, 56		<b>Power:</b> Positive 5V power supply for the PLAYER + device's ECL logic gates.
GND_ECL	35, 45, 55		Ground: Power supply return for the PLAYER + device's ECL logic gates.
V <sub>CC</sub> _ESD	28		Power: Positive 5V power supply for the PLAYER + device's ESD protection circuitry.
GND_ESD	29		Ground: Power supply return for the PLAYER + device's ESD protection circuitry.
V <sub>CC</sub> _IO	11, 65, 79, 98		Power: Positive 5V power supply for the input/output buffers.
GND_IO	12, 64, 78, 97		Ground: Power supply return for the input/output buffers.

These are pins that have special connection requirements.

No Connect (N/C) pins should not be connected to anything. This means not to power, not to ground, and not to each other. Reserved\_0 (RES\_0) pins must be connected to ground. These pins are not used to supply device power so they do not need to be filtered or bypassed.

Reserved\_1 (RES\_1) pins must be connected to power. These pins are not used to supply device power so they do not need to be filtered or bypassed.

N/C       49,54       No Connect: Pins should not be connected to anything. This means not to power, not to ground, a not to each other.         RES_0       18, 19, 48, 50, 51, 52, 53, 57,       Reserved 0: Pins must be connected to ground. These pins are not used to supply device power structure of bypassed.
48, 50,they do not need to be filtered or bypassed.51, 52,
58, 84
RES_1 85 Reserved 1: Pins must be connected to power. These pins are not used to supply device power s do not need to be filtered or bypassed.

### 6.2 DP83256VF-AP SIGNAL DESCRIPTIONS

The pin descriptions for the DP83256VF-AP are divided into five functional interfaces; PMD Interface, PHY Port Interface, Control Bus Interface, Clock Interface, and Miscellaneous Interface.

For a Pinout Summary List, refer to Table 8-2 and Figure 8-2, DP83256VF-AP 100-Pin JEDEC Metric PQFP Pinout.

### PMD INTERFACE

The PMD Interface consists of I/O signals used to connect the PLAYER + device to the Physical Medium Dependant (PMD) sublayer.

The DP83256VF-AP PLAYER  $\!+\!$  device actually has two PMD interfaces. The Primary PMD Interface and the Alternate PMD Interface.

The Primary PMD Interface should be used for all PMD implementations that do not require an external scrambler/descrambler function, clock recovery function, or clock generation function, such as a Fiber Optic or Shielded Twisted Pair (SDDI) PMD. The second, Alternate PMD Interface can be used to support Unshielded Twisted Pair (UTP) PMDs that require external scrambling, with no external clock recovery or clock generation functions required.

Section 3.8 describes how the PLAYER + can be connected to the PMD and how the Alternate PMD can be enabled.

Note that when the Alternate PMD Interface is not being used, the pins that make up the interface must be connected in the specific way described in the following Alternate PMD Interface table.

Primary P	MD Interfac	e
-----------	-------------	---

Symbol	Pin #	I/O	Description
PMID+ PMID-	42 41	I	<b>PMD Indicate Data:</b> Differential, 100k ECL, 125 Mbps serial data input signals from the PMD Receiver into the Clock Recovery Module (CRM) of the PLAYER+.
PMRD+ PMRD-	34 33	0	PMD Request Data: Differential, 100k ECL, 125 Mbps serial data output signals to the PMD transmitter.
SD+ SD-	40 39	I	Signal Detect: Differential 100k ECL input signals from the PMD receiver indicating that a signal is being received by the PMD receiver.

Symbol	Pin #	1/0	Description
PMID+ PMID-	42 41	I	<b>PMD Indicate Data:</b> Differential, 100k ECL, 125 Mbps serial data input signals from the PMD Receiver into the Clock Recovery Module (CRM) of the PLAYER +.
RXC_OUT+ RXC_OUT-	36 35	0	<b>Recovered Clock Out:</b> 125 MHz clock recovered by the Clock Recovery Module (CRM) from the PMID data input.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used they should be left Not Connected (N/C).
RXD_OUT+ RXD_OUT-	52 51	0	<b>Recovered Data Out:</b> 125 Mbps data recovered by the Clock Recovery Module (CRM) from the PMID data input.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used they should be left Not Connected (N/C).
RXC_IN+ RXC_IN-	48 47	I	<b>Receive Clock In:</b> Clock inputs to the Player section of the PLAYER + . These inputs must be synchronized with the RXD_IN inputs.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used, pin 76 should be left Not Connected (N/C) and pin 75 should be connected directly to ground (Reserved_0).
RXD_IN+ RXD_IN-	50 49	I	<b>Receive Data In:</b> Data inputs to the Player section of the PLAYER+. These inputs must be synchronized with the RXC_IN inputs.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used, pin 78 should be left Not Connected $(N/C)$ and pin 77 should be connected directly to ground (Reserved_0).
PMRD+ PMRD-	34 33	0	<b>PMD Request Data:</b> Differential, 100k ECL, 125 Mbps serial data output signals to the PMD transmitter.
TXC+ TXC-	31 30	0	<b>Transmit Clock:</b> 125 MHz, 100k ECL compatible differential outputs synchronized to the outgoing PMRD data.
			These signals can be enabled using the Transmit Clock Enable (TXCE) bit in the Clock Generation Module Register (CGMREG).
			When these two pins are not used they should be left Not Connected (N/C).
SD+ SD-	40 39	T	<b>Signal Detect:</b> Differential, 100k ECL, input signals from the PMD receiver indicating that a signal is being received by the PMD receiver.

## PHY PORT INTERFACE

The PHY Port Interface consists of I/O signals used to connect the PLAYER+ device to the Media Access Control (MAC) sublayer or other PLAYER+ device. The DP83256 Device has two PHY Port Interfaces. The A\_Indicate path from one PHY Port Interface and the B\_Request path from the second PHY Port Interface. Each path consists of an odd parity bit, a control bit, and two 4-bit symbols.

Refer to section 3.3, the Configuration Switch, for more information.

Symbol	Pin #	1/0	Description
AIP	6	0	<b>PHY Port A Indicate Parity:</b> A TTL output signal representing odd parity for the 10-bit wide Port A Indicate signals (AIP, AIC, and AID<7:0>).
AIC	7	0	<b>PHY Port A Indicate Control:</b> TTL output signal indicating that the two 4-bit symbols (AID $<7:4>$ and AID $<3:0>$ ) are either control symbols (AIC $=1$ ) or data symbols (AIC $=0$ ).
AID7 AID6 AID5 AID4	8 9 10 13	0	<b>PHY Port A Indicate Data:</b> TTL output signals representing the first 4-bit data/control symbol. AID7 is the most significant bit and AID4 is the least significant bit of the first symbol.
AID3 AID2 AID1 AID0	14 15 16 17	0	<b>PHY Port A Indicate Data:</b> TTL output signals representing the second 4-bit data/control symbol. AID3 is the most significant bit and AID0 is the least significant bit of the second symbol.
BRP	70	I	<b>PHY Port B Request Parity:</b> A TTL input signal representing odd parity for the 10-bit wide Port A Request signals (BRP, BRC, and BRD<7:0>).
BRC	69	I	<b>PHY Port B Request Control:</b> A TTL input signal indicating that the two 4-bit symbols (BRD<7:4> and BRD<3:0>) are either control symbols (BRC=1) or data symbols (BRC=0).
BRD7 BRD6 BRD5 BRD4	68 67 66 63	Ι	<b>PHY Port B Request Data:</b> TTL input signals representing the first 4-bit data/control symbol. BRD7 is the most significant bit and BRD4 is the least significant bit of the first symbol.
BRD3 BRD2 BRD1 BRD0	62 61 60 59	I	<b>PHY Port B Request Data:</b> TTL input signals representing the second 4-bit data/control symbol. BRD3 is the most significant bit and BRD0 is the least significant bit of the second symbol.

# CONTROL BUS INTERFACE

The Control Bus Interface consists of I/O signals used to connect the PLAYER+ device to Station Management (SMT). The Control Bus is an asynchronous interface between the PLAYER+ device and a general purpose microprocessor or other controller. It provides access to 64 8-bit internal registers.

In the PLAYER+ device the Control Bus address range has been expanded by 1-bit to 6 bits of address space.

	Pin #	I/O	Description
$\sim$ CE	73	Ι	<b>Control Enable:</b> An active-low, TTL, input signal which enables the Control Bus port for a read or write cycle. $R/\sim W$ , CBA<5:0>, CBP, and CBD<7:0> must be valid at the time $\sim CE$ is low.
$R/\sim W$	72	I	<b>Read</b> / $\sim$ Write: A TTL input signal which indicates a read Control Bus cycle (R/ $\sim$ W=1), or a write Control Bus cycle (R/ $\sim$ W=0).
~ ACK	75	0	~ Acknowledge: An active low, TTL, open drain output signal which indicates the completion of a read or write cycle. During a read cycle, CBD<7:0> are valid as long as ~ ACK is low (~ ACK=0). During a write cycle, a microprocessor must hold CBD<7:0> valid until ~ ACK becomes low. Once ~ ACK is low, it will remain low as long as ~ CE remains low (~ CE=0).
~ INT	74	0	~ Interrupt: An active low, open drain, TTL, output signal indicating that an interrupt condition has occurred. The Interrupt Condition Register (ICR) should be read in order to find out the source of the interrupt. Interrupts can be masked through the use of the Interrupt Condition Mask Register (ICMR).
CBA5	83	1	Control Bus Address: TTL input signals used to select the address of the register to be read or written.
CBA4	82		CBA5 is the most significant bit (MSB) and CBA0 is the least significant bit (LSB) of the address signals.
CBA3	81		
CBA2	80		
CBA1	77		
CBA0	76		
CBP	96	1/0	<b>Control Bus Parity:</b> A bidirectional, TTL signal representing odd parity for the Control Bus data (CBD<7:0>).
			During a read cycle, the signal is held valid by the PLAYER + device as long as $\sim$ ACK is low.
			During a write cycle, the signal must be valid when $\sim$ CE is low, and must be held valid until $\sim$ ACK becomes low. If incorrect parity is used during a write cycle, the PLAYER + device will inhibit the write cycle and set the Control Bus Data Parity Error (CPE) bit in the Interrupt Condition Register (ICR).
CBD7	95	1/0	Control Bus Data: Bidirectional, TTL signals containing the data to be read from or written to a register.
CBD6 CBD5	94 93		During a read cycle, the signal is held valid by the <code>PLAYER</code> $+$ device as long as $\sim$ ACK is low.
CBD5 CBD4	92		During a write cycle, the signal must be valid when $\sim$ CE is low, and must be held valid until $\sim$ ACK
CBD3	91		becomes low.
CBD2	90		
	89		
CBD1	86		

# CLOCK INTERFACE

The Clock Interface consists of 12.5 MHz and 25 MHz clocks supplied by the PLAYER+ device as well as reference and feedback inputs.

Symbol	Pin #	I/O	Description
LBC1 LBC2 LBC3 LBC4 LBC5	4 3 2 1 100	0	<b>Local Byte Clock:</b> TTL compatible, 12.5 MHz, 50% duty cycle clock outputs which are phase locked to a crystal oscillator or reference signal. The PH_SEL input determines whether the five phase outputs are phase offset by 8 ns or 16 ns.
PH_SEL	22		Phase Select: TTL compatible input used to select either a 8 ns or 16 ns phase offset between the local byte clocks (LBC's). The LBC's are phase offset 8 ns apart when PH_SEL is at a logic LOW level and 16 ns apart when at a logic HI level.
FBK_IN	25	Ι	<b>Feedback Input:</b> TTL compatible input for use as the PLL's phase comparator feedback input to close the Phase Locked Loop. This input is intended to be driven from one of the Local Byte Clocks (LBC's) from the same PLAYER + device.
LSC	99	0	<b>Local Symbol Clock:</b> TTL compatible 25 MHz output for driving the MACSI or BMAC devices. This output's negative phase transition is aligned with the LBC1 output transitions and has a 40% HI and 60% LOW duty cycle.
CLK16	5	0	<b>Clock 16/32:</b> TTL compatible clock with a selectable frequency of approximately 15.625 MHz or 31.25 MHz. The frequency can be selected using the Clock Select (CLKSEL) bit of the Mode 2 Register (MODE2).
			Note: No glitches appear at the output when switching frequencies.
XTALIN	27	Ι	<b>External Crystal Oscillator Input:</b> This input in conjunction with the XTAL_OUT output, is designed for use of an external crystal oscillator network as the frequency reference for the clock generation module's internal VCO. A diagram of the required circuit, which includes only a 12.5 MHz crystal and 2 loading capacitors, is shown in <i>Figure 3-19</i> . This input is selected when the REF_SEL input is at a logic LOW level. When not being used, this input should be tied to ground.
XTAL_OUT	26	0	External Crystal Oscillator Output: This output in conjunction with the XTAL_IN input, is designed for use of an external crystal oscillator network as the frequency reference for the clock generation module's internal VCO. A diagram of the required circuit, which includes only a 12.5 MHz crystal and 2 loading capacitors, is shown in <i>Figure 3-19</i> .
REF_IN	24	I	<b>Reference Input:</b> TTL compatible input for use as the PLL's phase comparator reference frequency. This input is for use in dual attach station or concentrator configurations where there are multiple PLAYER + devices at a given site requiring synchronization. This input is selected when the REF_SEL input is at a logic HI level.
REF_SEL	23	I	<b>Reference Select:</b> TTL compatible input which selects either the crystal oscillator inputs XTAL_IN and XTAL_OUT or the REF_IN inputs as the reference frequency inputs for the PLL. The crystal oscillator inputs are selected when REF_SEL is at a logic LOW level and the REF_IN input is selected as the reference when REF_SEL is at a logic HI level.

# MISCELLANEOUS INTERFACE

The Miscellaneous Interface consist of a reset signal and user definable enable signals.

	Pin #	1/0	Description
~RST	71	Ι	<b>Reset:</b> An active low, TTL, input signal which clears all registers. The signal must be kept asserted for a minimum amount of time. Once the $\sim$ RST signal is asserted, the PLAYER + device should be allowed the specified amount of time to reset internal logic. Note that bit zero of the Mode Register will be set to zero (i.e. Stop Mode). See section 4.2, Stop Mode of Operation for more information
EP0	41	0	<b>User Definable Enable Pin 0:</b> A TTL output signal allowing control of external logic through the Control Bus Interface. EP0 is asserted/deasserted through Enable Bit 0 (EB0) of the User Definable Register (UDR). When Enable Bit 0 is set to zero, EP0 is deasserted. When Enable Bit 0 is set to one, EP0 is asserted.
EP1	43	0	User Definable Enable Pin 1: A TTL output signal allowing control of external logic through the Control Bus Interface. EP1 is asserted/deasserted through Enable Bit 1 (EB1) of the User Definable Register (UDR). When Enable Bit 1 is set to zero, EP1 is deasserted. When Enable Bit 1 is set to one, EP1 is asserted.

### POWER AND GROUND

All power pins should be connected to a single +5V power supply using the recommended filtering. All ground pins should be connected to a common 0V ground supply. Bypassing and filtering requirements are given in a separate User Information Document.

Symbol	Pin #	1/0	Description
V <sub>CC</sub> _ANALOG	20		Power: Positive 5V power supply for the Clock Generation Module VCO.
GND_ANALOG	21		Ground: Power supply return for the Clock Generation Module VCO.
V <sub>CC</sub> _CORE	88		Power: Positive 5V power supply for the core PLAYER section logic gates.
GND_CORE	87		Ground: Power supply return for the core PLAYER section logic gates.
V <sub>CC</sub> _ECL	32, 37, 45, 56		<b>Power:</b> Positive 5V power supply for the PLAYER + device's ECL logic gates.
GND_ECL	38, 46, 55		Ground: Power supply return for the PLAYER + device's ECL logic gates.
V <sub>CC</sub> _ESD	28		Power: Positive 5V power supply for the PLAYER + device's ESD protection circuitry.
GND_ESD	29		Ground: Power supply return for the PLAYER + device's ESD protection circuitry.
V <sub>CC</sub> _IO	11, 65, 79, 98		<b>Power:</b> Positive 5V power supply for the input/output buffers.
GND_IO	12, 64, 78, 97		Ground: Power supply return for the input/output buffers.

#### SPECIAL CONNECT PINS

These are pins that have special connection requirements.

No Connect (N/C) pins should not be connected to anything. This means not to power, not to ground, and not to each other. Reserved\_0 (RES\_0) pins must be connected to ground. These pins are not used to supply device power so they do not need to be filtered or bypassed.

Reserved\_1 (RES\_1) pins must be connected to power. These pins are not used to supply device power so they do not need to be filtered or bypassed.

5	9, 53, 54	No Connect: Dire should not be connected to eputhing. This means not to power, not to ground, and
DE0 0 40	54	<b>No Connect:</b> Pins should not be connected to anything. This means not to power, not to ground, and not to each other.
48, 51, 57,	8, 19, 8, 50, 1, 52, 7, 58, 84	Reserved 0: Pins must be connected to ground. These pins are not used to supply device power so they do not need to be filtered or bypassed.
RES_1 8	85	Reserved 1: Pins must be connected to power. These pins are not used to supply device power so they do not need to be filtered or bypassed.

### 6.3 DP83257VF SIGNAL DESCRIPTIONS

The pin descriptions for the DP83257VF are divided into five functional interfaces; PMD Interface, PHY Port Interface, Control Bus Interface, Clock Interface, and Miscellaneous Interface.

For a Pinout Summary List, refer to Table 8-3 and Figure 8-3, DP83257VF 160-Pin JEDEC Metric PQFP Pinout.

#### PMD INTERFACE

The PMD Interface consists of I/O signals used to connect the PLAYER+ device to the Physical Medium Dependant (PMD) sublayer.

The DP83257 PLAYER + device actually has two PMD interfaces. The Primary PMD Interface and the Alternate PMD Interface. The Primary PMD Interface should be used for all PMD implementations that do not require an external scrambler/descrambler function, clock recovery function, or clock generation function, such as a Fiber Optic or Shielded Twisted Pair (SDDI) PMD. The second, Alternate PMD Interface can be used to support Unshielded Twisted Pair (UTP) PMDs that require external scrambling, with no external clock recovery or clock generation functions required.

Section 3.8 describes how the PLAYER+ can be connected to the PMD and how the Alternate PMD can be enabled. Note that when the Alternate PMD Interface is not being used, the pins that make up the interface must be connected in the specific way described in the following Alternate PMD Interface table.

Symbol	Pin #	1/0	Description
PMID+ PMID-	62 61	I	<b>PMD Indicate Data:</b> Differential, 100k ECL, 125 Mbps serial data input signals from the PMD Receiver into the Clock Recovery Module (CRM) of the PLAYER + .
PMRD+ PMRD-	54 53	0	PMD Request Data: Differential, 100k ECL, 125 Mbps serial data output signals to the PMD transmitter.
SD+ SD-	60 59	I	<b>Signal Detect:</b> Differential 100k ECL input signals from the PMD receiver indicating that a signal is being received by the PMD receiver.
TEL	74	I	<b>PMD Transmitter Enable Level:</b> A TTL input signal to select the PMD transmitter Enable (TXE) signal level.
TXE	73	0	<b>PMD Transmitter Enable:</b> A TTL output signal to enable/disable the PMD transmitter. The output level of the TXE pin is determined by three parameters: the Transmit Enable (TE) bit in the Mode Register, the TM2-TM0 bits in the Current Transmit State Register, and the input to the TEL pin. The following rules summarize the output of the TXE pin: 1. If TE = 0 and TEL = GND, then TXE = $V_{CC}$ 2. If TE = 0 and TEL = $V_{CC}$ , then TXE = GND 3. If TE = 1 and OTM and TEL = GND, then TXE = GND 4. If TE = 1 and oTM and TEL = $V_{CC}$ , then TXE = GND 5. If TE = 1 and not OTM and TEL = GND, then TXE = $V_{CC}$

Symbol	Pin #	1/0	Description
PMID+ PMID-	62 61	Ι	<b>PMD Indicate Data:</b> Differential, 100k ECL, 125 Mbps serial data input signals from the PMD Receiver into the Clock Recovery Module (CRM) of the PLAYER+.
RXC_OUT+ RXC_OUT-	56 55	0	<b>Recovered Clock Out:</b> 125 MHz clock recovered by the Clock Recovery Module (CRM) from the PMID data input.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used they should be left Not Connected (N/C).
RXD_OUT+ RXD_OUT-	83 82	0	<b>Recovered Data Out:</b> 125 Mbps data recovered by the Clock Recovery Module (CRM) from the PMID data input.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used they should be left Not Connected (N/C).
RXC_IN+ RXC_IN-	76 75	I	<b>Receive Clock In:</b> Clock inputs to the Player section of the PLAYER + . These inputs must be synchronized with the RXD_IN inputs.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used, pin 76 should be left Not Connected (N/C) and pin 75 should b connected directly to ground (Reserved_0).
RXD_IN+ RXD_IN-	78 77	I	<b>Receive Data In:</b> Data inputs to the Player section of the $PLAYER +$ . These inputs must be synchronized with the RXC_IN inputs.
			These signals are only active when the Alternate PMD Enable (APMDEN) bit of the Alternate PMD Register (APMDREG) is set to a 1 and are off by default after Reset.
			When these two pins are not used, pin 78 should be left Not Connected (N/C) and pin 77 should b connected directly to ground (Reserved_0).
PMRD+ PMRD-	54 53	0	<b>PMD Request Data:</b> Differential, 100k ECL, 125 Mbps serial data output signals to the PMD transmitter.
TXC+ TXC-	51 50	0	Transmit Clock: 125 MHz, 100k ECL compatible differential outputs synchronized to the outgoing PMRD data.
			These signals can be enabled using the Transmit Clock Enable (TXCE) bit in the Clock Generation Module Register (CGMREG).
			When these two pins are not used they should be left Not Connected (N/C).
SD+ SD-	60 59	_	<b>Signal Detect:</b> Differential, 100k ECL, input signals from the PMD receiver indicating that a signal is being received by the PMD receiver.
TEL	74	I	<b>PMD Transmitter Enable Level:</b> A TTL input signal to select the PMD transmitter Enable (TXE) signal level.
TXE	73	0	<b>PMD Transmitter Enable:</b> A TTL output signal to enable/disable the PMD transmitter. The output level of the TXE pin is determined by three parameters: the Transmit Enable (TE) bit in the Mode Register, the TM2-TM0 bits in the Current Transmit State Register, and the input to the TEL pin.
			The following rules summarize the output of the TXE pin:
			1. If TE = 0 and TEL = GND, then TXE = $V_{CC}$ 2. If TE = 0 and TEL = $V_{CC}$ , then TXE = GND
			3. If TE = 1 and OTM and TEL = GND, then TXE = $V_{CC}$
			4. If TE = 1 and OTM and TEL = $V_{CC}$ , then TXE = GND
			5. If TE = 1 and not OTM and TEL = GND, then TXE = GND 6. If TE = 1 and not OTM and TEL = V_{000} then TXE = V_{000}
			6. If TE = 1 and not OTM and TEL = $V_{CC}$ , then TXE = $V_{CC}$

# PHY PORT INTERFACE

The PHY Port Interface consists of I/O signals used to connect the PLAYER+ device to the Media Access Control (MAC) sublayer or other PLAYER+ device. The DP83257 Device has two PHY Port Interfaces. The A\_Request and A\_Indicate paths from one PHY Port Interface and the B\_Request and B\_Indicate paths from the second PHY Port Interface. Each path consists of an odd parity bit, a control bit, and two 4-bit symbols.

Refer to section 3.3, the Configuration Switch, for more information.

Symbol	Pin #	1/0	Description
AIP	6	0	<b>PHY Port A Indicate Parity:</b> A TTL output signal representing odd parity for the 10-bit wide Port A Indicate signals (AIP, AIC, and AID<7:0>).
AIC	8	0	<b>PHY Port A Indicate Control:</b> A TTL output signal indicating that the two 4-bit symbols (AID $<7:4>$ and AID $<3:0>$ ) are either control symbols (AIC=1) or data symbols (AIC=0).
AID7	10	0	PHY Port A Indicate Data: TTL output signals representing the first 4-bit data/control symbol.
AID6	12		AID7 is the most significant bit and AID4 is the least significant bit of the first symbol.
AID5	14		
AID4	18		
AID3	20	0	PHY Port A Indicate Data: TTL output signals representing the second 4-bit data/control symbol.
AID2	22		AID3 is the most significant bit and AID0 is the least significant bit of the second symbol.
AID1	24		
AID0	26		
ARP	7	I	<b>PHY Port A Request Parity:</b> A TTL input signal representing odd parity for the 10-bit wide Port A Request signals (ARP, ARC, and ARD<7:0>).
ARC	9	I	<b>PHY Port A Request Control:</b> A TTL input signal indicating that the two 4-bit symbols $(ARD < 7:4> and ARD < 3:0>)$ are either control symbols $(ARC = 1)$ or data symbols $(ARC = 0)$ .
ARD7	11	I	PHY Port A Request Data: TTL input signals representing the first 4-bit data/control symbol.
ARD6	13		ARD7 is the most significant bit and ARD4 is the least significant bit of the first symbol.
ARD5	15		
ARD4	19		
ARD3	21	1	PHY Port A Request Data: TTL input signals representing the second 4-bit data/control symbol.
ARD2	23		ARD3 is the most significant bit and ARD0 is the least significant bit of the second symbol.
ARD1	25		· · · · · · · · · · · · · · · · · · ·
ARD0	27		
BIP	114	0	<b>PHY Port B Indicate Parity:</b> A TTL output signal representing odd parity for the 10-bit wide Port A Indicate signals (BIP, BIC, and BID<7:0>).
BIC	112	0	<b>PHY Port B Indicate Control:</b> A TTL output signal indicating that the two 4-bit symbols (BID<7:4> and BID<3:0>) are either control symbols (BIC=1) or data symbols (BIC=0).
BID7	110	0	PHY Port B Indicate Data: TTL output signals representing the first 4-bit data/control symbol.
BID6	108		BID7 is the most significant bit and BID4 is the least significant bit of the first symbol.
BID5	106		
BID4	102		
BID3	100	0	PHY Port B Indicate Data: TTL output signals representing the second 4-bit data/control symbol.
BID2 BID1	98 96		BID3 is the most significant bit and BID0 is the least significant bit of the second symbol.
BIDI	96 94		
		1	DIV Dart D Darward Darity A TTI isout simplement of a site (as the 40 bit wide Dart A
BRP	115		<b>PHY Port B Request Parity:</b> A TTL input signal representing odd parity for the 10-bit wide Port A Request signals (BRP, BRC, and BRD<7:0>).
BRC	113	I	<b>PHY Port B Request Control:</b> A TTL input signal indicating that the two 4-bit symbols $(BRD < 7:4>$ and $BRD < 3:0>)$ are either control symbols $(BRC = 1)$ or data symbols $(BRC = 0)$ .

BRD7	Pin #	1/0	Description
RD6 RD5	111 109 107	1	<b>PHY Port B Request Data:</b> TTL input signals representing the first 4-bit data/control symbol. BRD7 is the most significant bit and BRD4 is the least significant bit of the first symbol.
BRD4	103		
BRD3	101	I	PHY Port B Request Data: TTL input signals representing the second 4-bit data/control symbol.
BRD2 BRD1	99 97		BRD3 is the most significant bit and BRD0 is the least significant bit of the second symbol.
RD0	95		

# CONTROL BUS INTERFACE

The Control Bus Interface consists of I/O signals used to connect the PLAYER+ device to Station Management (SMT). The Control Bus is an asynchronous interface between the PLAYER+ device and a general purpose microprocessor or other controller. It provides access to 64 8-bit internal registers.

In the PLAYER+ device the Control Bus address range has been expanded by 1-bit to 6 bits of address space.

8     1       7     1       0     O       9     O       5     1       3	Control Enable: An active-low, TTL, input signal which enables the Control Bus port for a read or write cycle. R/~W, CBA<5:0>, CBP, and CBD<7:0> must be valid at the time ~CE is low.Read/~Write: A TTL input signal which indicates a read Control Bus cycle (R/~W=1), or a write Control Bus cycle (R/~W=0).~ Acknowledge: An active low, TTL, open drain output signal which indicates the completion of a read or write cycle. During a read cycle, CBD<7:0> are valid as long as ~ACK is low (~ACK=0). During a write cycle, a microprocessor must hold CBD<7:0> valid until ~ACK becomes low. Once ~ACK is low, it will remain low as long as ~CE remains low (~CE=0).~ Interrupt: An active low, open drain, TTL, output signal indicating that an interrupt condition has occurred. The Interrupt Condition Register (ICR) should be read in order to find out the source of the interrupt. Interrupts can be masked through the use of the Interrupt Condition Mask Register (ICMR).Control Bus Address: TTL input signals used to select the address of the register to be read or written.
0 O 9 O 5 I 4	Control Bus cycle $(R/ \sim W = 0)$ . $\sim$ Acknowledge: An active low, TTL, open drain output signal which indicates the completion of a read or write cycle. During a read cycle, CBD <7:0> are valid as long as ~ ACK is low (~ ACK = 0). During a write cycle, a microprocessor must hold CBD <7:0> valid until ~ ACK becomes low. Once ~ ACK is low, it will remain low as long as ~ CE remains low (~ CE = 0). $\sim$ Interrupt: An active low, open drain, TTL, output signal indicating that an interrupt condition has occurred. The Interrupt Condition Register (ICR) should be read in order to find out the source of the interrupt. Interrupts can be masked through the use of the Interrupt Condition Mask Register (ICMR).
9 O 5 I 4	or write cycle. During a read cycle, $CBD < 7:0 >$ are valid as long as $\sim ACK$ is low ( $\sim ACK = 0$ ). During a write cycle, a microprocessor must hold $CBD < 7:0 >$ valid until $\sim ACK$ becomes low. Once $\sim ACK$ is low, it will remain low as long as $\sim CE$ remains low ( $\sim CE = 0$ ). $\sim$ Interrupt: An active low, open drain, TTL, output signal indicating that an interrupt condition has occurred. The Interrupt Condition Register (ICR) should be read in order to find out the source of the interrupt. Interrupts can be masked through the use of the Interrupt Condition Mask Register (ICMR).
5 I 4	occurred. The Interrupt Condition Register (ICR) should be read in order to find out the source of the interrupt. Interrupts can be masked through the use of the Interrupt Condition Mask Register (ICMR).
4	Control Bus Address: TTL input signals used to select the address of the register to be read or written.
2	CBA5 is the most significant bit (MSB) and CBA0 is the least significant bit (LSB) of the address signals.
9 8	
8 1/0	<b>Control Bus Parity:</b> A bidirectional, TTL signal representing odd parity for the Control Bus data (CBD>7:0>).
	During a read cycle, the signal is held valid by the PLAYER + device as long as $\sim$ ACK is low.
	During a write cycle, the signal must be valid when $\sim$ CE is low, and must be held valid until $\sim$ ACK becomes low. If incorrect parity is used during a write cycle, the PLAYER + device will inhibit the write cycle and set the Control Bus Data Parity Error (CPE) bit in the Interrupt Condition Register (ICR).
7 1/0	Control Bus Data: Bidirectional, TTL signals containing the data to be read from or written to a register.
6	During a read cycle, the signal is held valid by the PLAYER $+$ device as long as $\sim$ ACK is low.
4	During a write cycle, the signal must be valid when $\sim$ CE is low, and must be held valid until $\sim$ ACK
3	becomes low.
2	
8	
	3         I/O           7         I/O           5         4           3         2           1

# CLOCK INTERFACE

The Clock Interface consists of 12.5 MHz and 25 MHz clocks supplied by the PLAYER+ device as well as reference and feedback inputs.

	Pin #	1/0	Description
LBC1 LBC2 LBC3 LBC4 LBC5	4 3 2 1 160	0	Local Byte Clock: TTL compatible, 12.5 MHz, 50% duty cycle clock outputs which are phase locked to a crystal oscillator or reference signal. The PH_SEL input determines whether the five phase outputs are phase offset by 8 ns or 16 ns.
PH_SEL	34	I	Phase Select: TTL compatible input used to select either a 8 ns or 16 ns phase offset between the 8 local byte clocks (LBC's). The LBC's are phase offset 8 ns apart when PH_SEL is at a logic LOW level and 16 ns apart when at a logic HI level.
FBK_IN	37	I	<b>Feedback Input:</b> TTL compatible input for use as the PLL's phase comparator feedback input to close the Phase Locked Loop. This input is intended to be driven from one of the Local Byte Clocks (LBC's) from the same PLAYER + device.
LSC	159	0	<b>Local Symbol Clock:</b> TTL compatible 25 MHz output for driving the MACSI or BMAC devices. This output's negative phase transition is aligned with the LBC1 output transitions and has a 40% HI and 60% LOW duty cycle.
CLK16	5	0	<b>Clock 16/32:</b> TTL compatible clock with a selectable frequency of approximately 15.625 MHz or 31.25 MHz. The frequency can be selected using the Clock Select (CLKSEL) bit of the Mode 2 Register (MODE2).
			Note: No glitches appear at the output when switching frequencies.
XTALIN	46	I	<b>External Crystal Oscillator Input:</b> This input in conjunction with the XTAL_OUT output, is designed for use of an external crystal oscillator network as the frequency reference for the clock generation module's internal VCO. A diagram of the required circuit, which includes only a 12.5 MHz crystal and 2 loading capacitors, is shown in <i>Figure 3-19</i> .
			This input is selected when the REF_SEL input is at a logic LOW level. When not being used, this input should be tied to ground.
XTAL_OUT	45	0	External Crystal Oscillator Output: This output in conjunction with the XTAL_IN input, is designed for use of an external crystal oscillator network as the frequency reference for the clock generation module's internal VCO. A diagram of the required circuit, which includes only a 12.5 MHz crystal and 2 loading capacitors, is shown in <i>Figure 3-19</i> .
REFIN	36	I	<b>Reference Input:</b> TTL compatible input for use as the PLL's phase comparator reference frequency. This input is for use in dual attach station or concentrator configurations where there are multiple PLAYER + devices at a given site requiring synchronization.
			This input is selected when the REF_SEL input is at a logic HI level.
REF_SEL	35		<b>Reference Select:</b> TTL compatible input which selects either the crystal oscillator inputs XTAL_IN and XTAL_OUT or the REF_IN inputs as the reference frequency inputs for the PLL.
			The crystal oscillator inputs are selected when REF_SEL is at a logic LOW level and the REF_IN input is selected as the reference when REF_SEL is at a logic HI level.
LPFLTR	49	0	<b>Loop Filter:</b> This is a diagnostic output that allows monitoring of the clock generation module's filter node. This output is disabled by default and does not need to be connected to any external device. I can be enabled using the FLTREN bit of the Clock generation module register (CGMREG).
			Note: In normal operation this pin should be disabled.

MISCELLANEOUS INTERFACE

The Miscellaneous Interface consist of a reset signal, user definable sense signals, and user definable enable signals.

Symbol	Pin #	1/0	Description
~RST	116	Ι	<b>Reset:</b> An active low, TTL, input signal which clears all registers. The signal must be kept asserted for a minimum amount of time. Once the $\sim$ RST signal is asserted, the PLAYER + device should be allowed the specified amount of time to reset internal logic. Note that bit zero of the Mode Register will be set to zero (i.e. Stop Mode). See section 4.2, Stop Mode of Operation for more information
SP0	63	I	<b>User Definable Sense Pin 0:</b> A TTL input signal from a user defined source. Sense Bit 0 (SB0) of the User Definable Register (UDR) will be set to one if the signal is asserted for a minimum of 160 ns. Once the asserted signal is latched, Sense Bit 0 can only be cleared through the Control Bus Interface, even if the signal is deasserted. This ensures that the Control Bus Interface will record the source of events which can cause interrupts.
SP1	65	I	<b>User Definable Sense Pin 1:</b> A TTL input signal from a user defined source. Sense Bit 1 (SB1) of the User Definable Register (UDR) will be set to one if the signal is asserted for a minimum of 160 ns. Once the asserted signal is latched, Sense Bit 1 can only be cleared through the Control Bus Interface, even if the signal is deasserted. This ensures that the Control Bus Interface will record the source of events which can cause interrupts.
SP2	67	I	<b>User Definable Sense Pin 2:</b> A TTL input signal from a user defined source. Sense Bit 2 (SB2) of the User Definable Register (UDR) will be set to one if the signal is asserted for a minimum of 160 ns. Once the asserted signal is latched, Sense Bit 2 can only be cleared through the Control Bus Interface, even if the signal is deasserted. This ensures that the Control Bus Interface will record the source of events which can cause interrupts.
EP0	64	0	<b>User Definable Enable Pin 0:</b> A TTL output signal allowing control of external logic through the Control Bus Interface. EP0 is asserted/deasserted through Enable Bit 0 (EB0) of the User Definable Register (UDR). When Enable Bit 0 is set to zero, EP0 is deasserted. When Enable Bit 0 is set to one, EP0 is asserted.
EP1	66	0	<b>User Definable Enable Pin 1:</b> A TTL output signal allowing control of external logic through the Control Bus Interface. EP1 is asserted/deasserted through Enable Bit 1 (EB1) of the User Definable Register (UDR). When Enable Bit 1 is set to zero, EP1 is deasserted. When Enable Bit 1 is set to one, EP1 is asserted.
EP2	68	0	<b>User Definable Enable Pin 2:</b> A TTL output signal allowing control of external logic through the Control Bus Interface. EP2 is asserted/deasserted through Enable Bit 2 (EB2) of the User Definable Register (UDR). When Enable Bit 2 is set to zero, EP2 is deasserted. When Enable Bit 2 is set to one, EP2 is asserted.
CS	69	I	<b>Cascade Start:</b> A TTL input signal used to synchronize cascaded PLAYER + devices in point-to-point applications.
			The signal is asserted when all of the cascaded PLAYER + devices have the Cascade Mode (CM) bit of the Mode Register (MR) set to one, and all of the Cascade Ready (CR) pins of the cascaded PLAYER + devices have been released.
			When Cascade Mode is not being used, this input should be tied to Ground.
			For further information, refer to section 4.4, Cascade Mode of Operation.
CR	70	0	<b>Cascade Ready:</b> An Open Drain output signal used to synchronize cascaded PLAYER + devices in point-to-point applications.
			The signal is released (i.e. an Open Drain line is released) when all the cascaded PLAYER + devices have the Cascade Mode (CM) bit of the Mode Register (MR) is set to one and a JK symbol pair has been received.
			When Cascade Mode is not being used, this input should be left Not Connected (N/C).
			For further information, refer to section 4.4, Cascade Mode of Operation.

## 6.0 Signal Descriptions (Continued)

### POWER AND GROUND

All power pins should be connected to a single +5V power supply using the recommended filtering. All ground pins should be connected to a common 0V ground supply. Bypassing and filtering requirements are given in a separate User Information Document.

Symbol	Pin #	1/0	Description
V <sub>CC</sub> ANALOG	32		Power: Positive 5V power supply for the PLAYER + device's CGM VCO.
GND_ANALOG	33		Ground: Power supply return for the PLAYER + device's CGM VCO.
V <sub>CC</sub> _CORE	140		Power: Positive 5V power supply for the core PLAYER logic gates.
GND_CORE	139		Ground: Power supply return for the core PLAYER logic gates.
V <sub>CC</sub> _ECL	52, 57, 71, 89		<b>Power:</b> Positive 5V power supply for the PLAYER + device's ECL logic gates.
GND_ECL	58, 72, 88		Ground: Power supply return for the PLAYER + device's ECL logic gates.
V <sub>CC</sub> ESD	47		Power: Positive 5V power supply for the PLAYER + device's ESD protection circuitry.
GND_ESD	48		Ground: Power supply return for the PLAYER + device's ESD protection circuitry.
V <sub>CC</sub> _IO	16, 105, 131, 158		Power: Positive 5V power supply for the input/output buffers.
GND_IO	17, 104, 130, 157		Ground: Power supply return for the input/output buffers.

### SPECIAL CONNECT PINS

These are pins that have special connection requirements.

No Connect (N/C) pins should not be connected to anything. This means not to power, not to ground, and not to each other. Reserved\_0 (RES\_0) pins must be connected to ground. These pins are not used to supply device power so they do not need to be filtered or bypassed.

Reserved\_1 (RES\_1) pins must be connected to power. These pins are not used to supply device power so they do not need to be filtered or bypassed.

ng. This means not to power, no
se pins are not used to supply assed.
e pins are not used to supply bassed.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage		-0.5		7.0	V
DCIN	Input Voltage		-0.5		V <sub>CC</sub> + 0.5	V
DC <sub>OUT</sub>	Output Voltage		-0.5		V <sub>CC</sub> + 0.5	V
	V <sub>CC</sub> ESD to other V <sub>CC</sub> Maximum Voltage Differential				0.3	v
	Storage Temperature		-65		150	°C
ECL	Signal Output Current				-50	mA
	ESD Protection		2000			V
Symbol	MENDED OPERATING CONDITIO Parameter Supply Voltage	Conditions	<b>Min</b> 4.75	Тур	<b>Max</b> 5.25	Un
vcc T <sub>A</sub>	Operating Temperature		4.75		70	• •
FREF	Reference Input Frequency		12.5–50 ppm	12.5	12.5 + 50 ppm	MH
XTAL	Crystal Specifications			12	5	MU-
XTAL	Center Frequency			12	5	MHz
	Frequency Calibration		-10	<b>b</b>	10	ppm
	Frequency Stability	Over Tempera	ture -10	D	10	ppm
	Aging	Less Than	-5		5	ppm
	Recommended Power Sup Note: Capacitors should be place device as possible.			0.	1	μF
The DC cha <b>DC Electric</b> The followin Reference S	CTRICAL CHARACTERISTICS racteristics are specified over the al Characteristics for All TTL-C Ig signals are covered: PHY Port Select (REF_SEL), Sense Pins d Control Bus Interface Inputs (R Parameter	ompatible Inputs Request Signals ( (SP), Cascade Sta	ARD, ARC, ARP, Irt (CS), PMD Tra	BRD, BRC, I ansmitter Ena	BRP), Phase Select	(PH_SE evice Res
-		Conditions		Тур	wax	
V <sub>IH</sub>	Input High Voltage		2.0	+		V V
VIL	Input Low Voltage	$I_{\rm IN} = -18  {\rm m}$	<u>^</u>		0.8	V
VIC	Input Low Current		<b>`</b>			
Ι <sub>ΙL</sub>		$V_{IN} = GND$ $V_{IN} = V_{CC}$			-10 +10	μΑ μΑ
IIH	Input High Current					

V V Units	0.5	Тур	Min	Conditions	Parameter	Symbol
Units	0.5		V <sub>CC</sub> - 0.5	$I_{OH} = -2 \text{ mA}$	Output High Voltage	V <sub>OH</sub>
Units				$I_{OL} = 4 \text{ mA}$	Output Low Voltage	V <sub>OL</sub>
	Maria	·	AIC, AIP, BID, BIC,	t Indicate Signals (AID, /	Characteristics for All TTL- signals are covered: PHY Por	The following
V	Max	Тур	Min	Conditions	Parameter	Symbol
			V <sub>CC</sub> - 0.5	$I_{OH} = -2 \text{ mA}$	Output High Voltage	V <sub>OH</sub>
V	0.5			$I_{OL} = 4 \text{ mA}$	Output Low Voltage	V <sub>OL</sub>
μΑ	60			V <sub>OUT</sub> = V <sub>CC</sub> (Note 1)	TRI-STATE Leakage	I <sub>OZ3</sub>
μΑ	-500			V <sub>OUT</sub> = V <sub>GND</sub> (Note 1)	TRI-STATE Leakage	I <sub>OZ4</sub>
	0.8		2.0			
Units	Max	Тур	Min	Conditions	Parameter	Symbol
V			2.0			
-				1 - 10 - 1	· · ·	
 μΑ						
μΑ						
μ <u>η</u> ν	110		$V_{CC} = 0.5$			
v	0.5		100 0.0	$I_{OL} = 4 \text{ mA}$	Output Low Voltage	V <sub>OL</sub>
μΑ	10			$V_{OUT} = V_{CC}$	TRI-STATE Leakage	I <sub>OZ1</sub>
, μA	-10			$V_{OUT} = V_{GND}$	TRI-STATE Leakage	I <sub>OZ2</sub>
	Max 0.8 -1.5 -10 +10	Тур	Min 2.0 V <sub>CC</sub> - 0.5	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Parameter Input High Voltage Input Low Voltage Input Clamp Voltage Input Low Current Input High Current Output High Voltage	Symbol           V <sub>IH</sub> VIL           VIC           IIL           IIH           VOH

DC Electrical Characteristics for All FDDI Clock Outputs

The following signals are covered: Local Byte Clocks (LBC1-LBC5), and Local Symbol Clock (LSC). These outputs are designed to drive capacitive loads from 20 pF to 60 pF.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -400 \ \mu A$	V <sub>CC</sub> – 2			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8 mA			0.5	V

#### DC Electrical Characteristics for All Clock Reference Inputs

The following signals are covered: Reference In (REF\_IN) and Feedback In (FBK\_IN).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	Input High Voltage		2.0			V
V <sub>IL</sub>	Input Low Voltage				0.8	V
V <sub>IC</sub>	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}$			-1.5	V
IIL	Input Low Current	$V_{IN} = GND$			-10	μΑ
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$			+10	μΑ

#### DC Electrical Characteristics for Crystal Inputs and Outputs

The following signals are covered: Crystal In (XTAL\_IN) and Crystal Out (XTAL\_OUT).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>OL</sub>	Output Low Current	V <sub>OUT</sub> = 1V (Note A)		4		mA
I <sub>OH</sub>	Output High Current	$V_{OUT} = V_{CC} - 1V$ (Note A)		-4		mA
	Small Signal Gain	XTAL_IN = 100 mV Centered about V <sub>TH</sub> (Note A)		45		
$V_{\text{TH}}$	Input Threshold Voltage	(Note A)		2.2		V
	XTAL_IN to XTAL_OUT Delay	(Note A)		7.0		ns
	Output Impedance	(Note A)		270		Ω
	Internal Resistor Variation	(Note A)		10		kΩ

Note A: This parameter is presented as a typical value to provide enough information to design an appropriate crystal network.

### DC Electrical Characteristics for All Open Drain Outputs

The following signals	s are covered	: Interrupt ( $\sim$ INT)	, Acknowledge (	$\sim$ ACK), and Cascade Ready (CR).
-----------------------	---------------	---------------------------	-----------------	--------------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 8 \text{ mA}$			0.5	V
I <sub>OZ</sub>	TRI-STATE Leakage	$V_{OUT} = V_{CC}$			10	μA

#### DC Electrical Characteristics for All 100K ECL Compatible Inputs

The following signals are covered: PMD Indicate Data (PMID), Receive Clock In (RXC\_IN), Receive Data In (RXD\_IN), and Signal Detect (SD).

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
V <sub>DIFF</sub>	Input Voltage Differential	(Note 1)	150			mV
V <sub>CM</sub>	Common Mode Voltage	V <sub>DIFF</sub> = 300 mV (Notes 1, 2)	V <sub>CC</sub> – 2.0		V <sub>CC</sub> - 0.5	V
lin	Input Current	$V_{IN} = V_{CC}$ or GND	-200		200	μA

Note 1: Both inputs of each differential pair are tested together. These specifications guarantee that the inputs are compatible with standard 100K ECL voltage level outputs.

Note 2:  $V_{CM}$  is measured from the crossover point of the 300 mV differential test input.

#### DC Electrical Characteristics for 100K ECL Compatible Outputs

The following signals are covered: PMD Request Data (PMRD) and Transmit Clock (TXC).

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
V <sub>OH</sub>	Output High Voltage	$V_{IL} = V_{CC} - 1.810$	$V_{CC}-1.025$		$V_{CC} - 0.880$	V
V <sub>OL</sub>	Output Low Voltage	$V_{IH} = V_{CC} - 0.880$	V <sub>CC</sub> - 1.810		V <sub>CC</sub> - 1.620	V

#### DC Electrical Characteristics for Alternate PMD ECL Outputs

The following signals are covered: Receive Clock Out (RXC\_OUT) and Receive Data Out (RXD\_OUT).

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
V <sub>OH</sub>	Output High Voltage	$V_{IL} = V_{CC} - 1.810$	$V_{CC} - 1.155$		$V_{CC} - 0.880$	V
V <sub>OL</sub>	Output Low Voltage	V <sub>IH</sub> = V <sub>CC</sub> - 0.880 (Note 3)	V <sub>CC</sub> - 1.810		V <sub>CC</sub> - 1.550	V

Note 3: It is recommended that RXC\_OUT+ and RXC\_OUT- always be used together as a differential pair. It is recommended that RXD\_OUT+ and RXD\_OUT- always be used together as a differential pair.

#### Supply Current Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ICC	Total Supply	LBC1 = 12.5 MHz			350*	mA
ECL_I <sub>CC</sub>	ECL Supply Current	LBC1 = 12.5 MHz		200*		mA
ANALOG_I <sub>CC</sub>	ANALOG Supply Current	LBC1 = 12.5 MHz		20*		mA

\*Note: The PLAYER + device has multiple pairs of differential ECL outputs that need to be terminated. The additional current needed for this termination is not included in the PLAYER+'s total supply current, but can be calculated as follows:


 $\begin{array}{l} V_{OH\_}max = V_{CC} - 0.88V \\ V_{OL\_}max = V_{CC} - 1.62V \end{array}$ 


Since the outputs are differential, the average output level is  $V_{CC}$  - 1.25V. The test load per output is 50 $\Omega$  at  $V_{CC}$  - 2V, therefore the external load current through the 50 $\Omega$  resistor is:


$$\begin{split} I_{\text{LOAD}} &= [(V_{\text{CC}} - 1.25) - (V_{\text{CC}} - 2)]/50 \\ &= 0.015A \\ &= 15 \text{ mA} \end{split}$$


As a result, the termination for each pair of active ECL outputs typically consumes 30 mA, time averaged.

T2           T3           T4           T5	Descriptions           CE Setup to LBC           LBC Period           LBC1 to ACK Low	Min 15 80	Max	Units ns
T2           T3           T4           T5	LBC Period			ns
T3 T4 T5		80		
T4 T5	LBC1 to ACK Low	-		ns
T5			45	ns
	CE Low to ACK Low	290	540	ns
Т6	LBC1 Low to CBD(7-0) and CBP Valid		60	ns
	LBC1 to CBD(7-0) and CBP Active	5		ns
Т7	$\overline{CE}$ Low to CBD(7–0) and CBP Active	225	475	ns
Т8	$\overline{CE}$ Low to CBD(7–0) and CBP Valid	265	515	ns
Т9	LBC Pulse Width High	35	45	ns
T10	LBC Pulse Width Low	35	45	ns
T11	CE High to ACK High		45	ns
T12	$R/\overline{W}$ , CBA(5–0), CBD(7–0) and CBP Setup to $\overline{CE}$ Low	5		ns
T13	CE High to R/W, CBA(5–0), CBD(7–0) and CBP Hold Time	0		ns
T14	$R/\overline{W}$ , CBA(5–0), CBD(7–0) and CBP to LBC1 Setup Time	20		ns
T15	ACK Low to CE High Lead Time	0		ns
T16	CE Minimum Pulse Width High	20		ns
T17	CE High to CBD(7-0) and CBP TRI-STATE		55	ns
T18	ACK High to CE Low	0		ns
T19	CBD(7-0) Valid to ACK Low Setup	20		ns
T20a	LBC1 to R/W Hold Time	10		ns
T20b	LBC1 to CBA Hold Time	10		ns
T20c	LBC1 to CBD and CBP Hold Time	20		ns
T21	LBC1 to INT Low		55	ns
T22	LBC1 to EP Change	5	25	ns
Asynchronous Defi	nitions			
T4 (min)	T1 + (3 * T2) + T3			
T4 (max)	T1 + (6 * T2) + T3			
T7 (min)	T1 + (2 * T2) + T6			
T7 (max)	T1 + (5 * T2) + T6			
T8 (min)	T1 + (2 * T2) + T9 + T5			
T8 (max)	T1 + (5 * T2) + T9 + T5			
Noto: Min /Max numbers	re based on T2 = 80 ns and T9 = T10 = 40 ns.			










Symbol	Parameter	c	Conditions	Min	Тур	Max	Unit
T2	LBC Period				80		ns
Т9	LBC Pulse Width High			35		45	ns
T10	LBC Pulse Width Low			35		45	ns
T25	LSC Pulse Width High			12		19	ns
T26	LSC Pulse Width Low			21		28	ns
T27	CLK16 Period	MODE	E2.CLKSEL = 0		64		ns
T28	CLK16 Pulse Width	MODE (Note	E2.CLKSEL = 0	27	32	37	ns
		(11010	1)				
T27	CLK16 Period	MODE	E2.CLKSEL = 1		32		ns
T28	CLK16 Pulse Width	MODE (Note	E2.CLKSEL = 1 1)	11	16	21	ns
T29	REF_IN Pulse Width High			35		45	ns
۹C Characte	LBC1-5, LSC, CLK16, REF_IN FIGL ristics for Port A Interface and Port	URE 7-8	25 T10 28 T26 29 T28 T28 T28 T2 T27 5. Clock Pulse Width		/F/11708-34		
	LSC, CLK16, - REF_IN FIGL	URE 7-8	25 T10 28 T26 29 T28 T28 T28 T28 T28 T28 T28 T28	hs		D, BIP, BIC,	BRD, BR
The following	LSC, CLK 16, – REF_IN FIGL	URE 7-8	25 T10 28 T26 29 T28 T28 T28 T28 T28 T28 T28 T28	hs		D, BIP, BIC, Max	BRD, BR
The following BRC).	LSC, CLK16, - REF_IN FIGL signals are covered: PHY Port A (AI	URE 7-8 t B Inter ID, AIP,	25 T10 28 T126 29 T28 T28 T28 T28 T28 T28 T28 T28	hs RC) and PH	Y Port B (Bl		
The following BRC). <b>Symbol</b>	LSC, CLK16, – REF_IN FIGL eristics for Port A Interface and Port g signals are covered: PHY Port A (AI Parameter LBC1 to Indicate Data Changes fr	URE 7-8	25 T10 28 T126 29 T28 T28 T28 T28 T28 T28 T28 T28	hs RC) and PH	Y Port B (Bl	Max	Units
The following BRC). <b>Symbol</b> T30	LSC, CLK16, – REF_IN FIGL eristics for Port A Interface and Port g signals are covered: PHY Port A (AI Parameter LBC1 to Indicate Data Changes fr TRI-STATE to Valid Data LBC1 to Indicate Data Changes fr	URE 7-8	25 T10 28 T126 29 T28 T28 T28 T28 T28 T28 T28 T28	hs RC) and PH	Y Port B (Bl	<b>Max</b> 70	Unite
The following BRC). Symbol T30 T31	LSC, CLK 16, – REF_IN FIGU eristics for Port A Interface and Port g signals are covered: PHY Port A (Al Parameter LBC1 to Indicate Data Changes fr TRI-STATE to Valid Data LBC1 to Indicate Data Changes fr Active to TRI-STATE	URE 7-8	25 T10 28 T126 29 T28 T28 T28 T28 T28 T28 T28 T28	ns RC) and PH' Min	Y Port B (Bl	<b>Max</b> 70	Units ns ns
The following BRC). Symbol T30 T31 T32	LSC, CLK16, REF_IN FIGU oristics for Port A Interface and Port orignals are covered: PHY Port A (Al Parameter LBC1 to Indicate Data Changes fr TRI-STATE to Valid Data LBC1 to Indicate Data Changes fr Active to TRI-STATE LBC1 to Indicate Data Sustain	URE 7-8 t B Inter ID, AIP, rom	25 T10 28 T126 29 T28 T28 T28 T28 T28 T28 T28 T28	ns RC) and PH' Min	Y Port B (Bl	<b>Max</b> 70 70	Units ns ns ns



## AC Characteristics for the Alternate PMD Interface

The following input signals are covered: PMD Indicate Data (PMID), Signal Detect (SD), Receive Data In (RXD\_IN), Receive Clock In (RXC\_IN).

The following output signals are covered: PMD Request Data (PMRD), Transmit Clock (TXC), Recovered Data Out (RXD\_OUT), Recovered Clock Out (RXC\_OUT).

Note: The Alternate PMD Interface is only available on the 160 pin DP83257 PLAYER + Device and the 100 pin DP83256-AP Device. The Transmit Clock is enabled by the CGMREG.TXCE bit. The rest of the Alternate PMD Interface is enabled by the APMDREG.APMDEN bit.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T40	RXC_OUT+ to RXD_OUT ± Change Time		1.0		5.0	ns
T41	PMID $\pm$ to RXD_OUT Latency	In Lock		16		ns
T42	RXD_IN $\pm$ to RXC_IN + Setup Time		4.0			ns
T43	RXD_IN $\pm$ to RXC_IN $+$ Hold Time		0.5			ns
T44	TXC+ to PMRD± Change Time		4.0		7.0	ns
T42	SD Minimum Pulse Width		120			ns
T45	RXC_OUT ± Pulse Width High	(Note 1)	3.5		4.5	ns
T46	RXC_OUT ± Rise Time	(Note 1)			1.5	ns
T47	RXC_OUT ± Fall Time	(Note 1)			1.5	ns
T48	RXD_OUT $\pm$ Rise Time	(Note 1)			1.5	ns
T49	RXD_OUT ± Fall Time	(Note 1)			1.5	ns
T50	$TXC\pmPulseWidthHigh$	(Note 1)	3.5		4.5	ns
T51	TXC± Rise Time	(Note 1)			1.5	ns
T52	TXC± Fall Time	(Note 1)			1.5	ns
T38	PMRD Rise Time	(Note 1)	*		1.5	ns
Т39	PMRD Fall Time	(Note 1)			1.5	ns

Note 1: This parameter is not tested, but is assured by correlation with characterization data.





FIGURE 7-11. ECL Rise and Fall Times

TL/F/11708-52




## AC Characteristics for the PMD Interface Inputs (ANSI Specifications)

The following input signals are covered: PMD Indicate Data (PMID), Receive Data In (RXD\_IN), Receive Clock In (RXC\_IN). Note: The Alternate PMD Interface is only available on the 160 pin DP83257 PLAYER+ Device and the 100 pin DP83256-AP Device. The Transmit Clock is enabled by the CGMREG.TXCE bit. The rest of the Alternate PMD Interface is enabled by the APMDREG.APMDEN bit.

All comments in square brackets are section references to the ANSI documents where these specifications can be found.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T53	CRM Window Recognition Region (PMID Inputs)	[PMD E.2]	-3		3	ns
T54	PMID Receive Clock Tolerance (Lock Acquisition Range)	[PHY 5.2.4]	-100		100	ppm
T55	Receive Clock Acquisition Time	From 1st Data and SD Active [PHY 5.2.6]			100	μs
T56	Receive Clock Acquisition Time	From Line State Change [PHY 5.2.6]			15	μs



## AC Characteristics for the PMD Interface Outputs (ANSI Specifications)


The following output signals are covered: PMD Request Data (PMRD), Transmit Clock (TXC), Recovered Data Out (RXD\_OUT), Recovered Clock Out (RXC\_OUT).


Note: The Alternate PMD Interface is only available on the 160 pin DP83257 PLAYER + Device and the 100 pin DP83256-AP Device. The Transmit Clock is enabled by the CGMREG.TXCE bit. The rest of the Alternate PMD Interface is enabled by the APMDREG.APMDEN bit.


Comments in square brackets are section references to the ANSI documents where these specifications can be found.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
T57	PMRD Total Transmit Jitter [Duty Cycle Distortion (DCD) + Data Dependent Jitter (DDJ) + Random Jitter (RJ)]	(Note 1) [PMD 8.1]			0.72	ns p-p
T58	Total Recovered Clock (RXC_OUT) Jitter [Static Alignment Error Accuracy (SAE) + Clock Data Dependent Jitter (C_DDJ) + Random Jitter (C_RJ)]	(Note 1) [PMD E.2]			2.5	ns p-p

Note 1: This parameter is not tested, but is assured through characterization data and periodic testing of sample units.










Pin No.	Signal Name	Symbol	I/O	Pin Type
1	Local Byte Clock 4	LBC4	0	TTL
2	Local Byte Clock 3	LBC3	0	TTL
3	Local Byte Clock 2	LBC2	0	TTL
4	Local Byte Clock 1	LBC1	0	TTL
5	Clock 16/32	CLK16	0	TTL
6	PHY Port A Indicate Parity	AIP	0	TTL
7	PHY Port A Indicate Control	AIC	0	TTL
8	PHY Port A Indicate Data<7>	AID7	0	TTL
9	PHY Port A Indicate Data<6>	AID6	0	TTL
10	PHY Port A Indicate Data<5>	AID5	0	TTL
11	I/O Power	V <sub>CC</sub> _IO		+ 5V
12	I/O Ground	GND_IO		+ 0V
13	PHY Port A Indicate Data<4>	AID4	0	TTL
14	PHY Port A Indicate Data<3>	AID3	0	TTL
15	PHY Port A Indicate Data<2>	AID2	0	TTL
16	PHY Port A Indicate Data < 1 >	AID1	0	TTL
17	PHY Port A Indicate Data<0>	AIDO	0	TTL
18	Reserved0	RES_0		+0V
19	Reserved_0	RES_0		+ 0V
20	ANALOG Power	V <sub>CC</sub> _ANALOG		+ 5V
21	ANALOG Ground	GND_ANALOG		+ 0 V
22	Phase Select	PH_SEL	I	TTL
23	Reference Select	REF_SEL	I	TTL
24	Reference Input	REF_IN	I	TTL
25	Feedback Input	FBK_IN	I	TTL
26	Crystal Output	XTAL_OUT	0	
27	Crystal Input	XTAL_IN	I	
28	ESD Power	V <sub>CC</sub> _ESD		+ 5V
29	ESD Ground	GND_ESD		+ 0V
30	Loop Filter	LPFLTR	0	
31	ECL Power	V <sub>CC</sub> _ECL		+ 5V
32	PMD Request Data —	PMRD-	0	ECL
33	PMD Request Data +	PMRD+	0	ECL
34	ECL Power	V <sub>CC</sub> _ECL		+ 5V
35	ECL Ground	GND_ECL		+ 0V
36	Signal Detect —	SD-	I	ECL
37	Signal Detect +	SD+	I	ECL
38	PMD Indicate Data -	PMID-	I	ECL
	1			

Pin No.	Signal Name	Symbol	I/O	Pin Type
39	PMD Indicate Data +	PMID+	I	ECL
40	Sense Pin 0	SP0	I	TTL
41	Enable Pin 0	EP0	0	TTL
42	Sense Pin 1	SP1	I	TTL
43	Enable Pin 1	EP1	0	TTL
44	ECL Power	V <sub>CC</sub> _ECL		+ 5V
45	ECL Ground	GND_ECL		+ 0V
46	PMD Transmitter Enable	TXE	0	TTL
47	PMD Transmitter Enable Level	TEL	I	TTL
48	Reserved_0	RES_0		+ 0V
49	No Connect	N/C		
50	Reserved0	RES_0		+ 0V
51	Reserved0	RES_0		+ 0V
52	Reserved0	RES_0		+ 0V
53	Reserved_0	RES_0		+ 0V
54	No Connect	N/C		
55	ECL Ground	GND_ECL		+ 0V
56	ECL Power	V <sub>CC</sub> _ECL		+ 5V
57	Reserved_0	RES_0		+ 0V
58	Reserved_0	RES_0		+ 0V
59	PHY Port B Request Data<0>	BRD0	I	TTL
60	PHY Port B Request Data < 1 >	BRD1	I	TTL
61	PHY Port B Request Data<2>	BRD2	I	TTL
62	PHY Port B Request Data<3>	BRD3	I	TTL
63	PHY Port B Request Data<4>	BRD4	I	TTL
64	I/O Ground	GND_IO		+ 0V
65	I/O Power	V <sub>CC</sub> _IO		+ 5V
66	PHY Port B Request Data<5>	BRD5	I	TTL
67	PHY Port B Request Data<6>	BRD6	I	TTL
68	PHY Port B Request Data <7>	BRD7	I	TTL
69	PHY Port B Request Control	BRC	I	TTL
70	PHY Port B Request Parity	BRP	0	TTL
71	~ Device Reset	~RST	I	TTL
72	Read/~Write	R/~W	I	TTL
73	Chip Enable	~ CE	I	TTL
74	~ Interrupt	$\sim$ INT	0	Open Drai
75	~ Acknowledge	~ ACK	0	Open Drai
76	Control Bus Address<0>	CBA0		TTL


78         I/O Logic Ground         GND_IO         + 0           79         I/O Logic Power $V_{CC}$ _IO         + 5           80         Control Bus Address <2>         CBA2         I         TT           81         Control Bus Address <3>         CBA3         I         TT           82         Control Bus Address <4>         CBA4         I         TT           83         Control Bus Address <5>         CBA5         I         TT           84         Reserved_0         RES_0         + 0           85         Reserved_1         RES_1         + 5           86         Control Bus Data <0>         CBD0         I/O         TT           87         Core Ground         GND_CORE         + 0           88         Core Power $V_{CC}$ _CORE         + 5           89         Control Bus Data <1>         CBD1         I/O         TT           90         Control Bus Data <2>         CBD2         I/O         TT           91         Control Bus Data <3>         CBD3         I/O         TT           92         Control Bus Data <5>         CBD5         I/O         TT           93         Control Bus Data <5>         CBD6	Pin No.	Signal Name	Symbol	I/O	Pin Type
79         I/O Logic Power $V_{CC}$ _IO         +5           80         Control Bus Address <2>         CBA2         I         TT           81         Control Bus Address <3>         CBA3         I         TT           82         Control Bus Address <4>         CBA4         I         TT           83         Control Bus Address <5>         CBA5         I         TT           84         Reserved_0         RES_0         +0           85         Reserved_1         RES_1         +5           86         Control Bus Data <0>         CBD0         I/O         TT           87         Core Ground         GND_CORE         +0           88         Core Power         V <sub>CC</sub> _CORE         +5           89         Control Bus Data <1>         CBD1         I/O         TT           90         Control Bus Data <2>         CBD2         I/O         TT           91         Control Bus Data <4>         CBD3         I/O         TT           92         Control Bus Data <5>         CBD5         I/O         TT           93         Control Bus Data <5>         CBD7         I/O         TT           94         Control Bus Data <7>	77	Control Bus Address <1>	CBA1	I	TTL
80Control Bus Address <2>CBA2ITT81Control Bus Address <3>CBA3ITT82Control Bus Address <4>CBA4ITT83Control Bus Address <5>CBA5ITT84Reserved_0RES_0+085Reserved_1RES_1+586Control Bus Data <0>CBD0I/O87Core GroundGND_CORE+088Core Power $V_{CC}$ _CORE+589Control Bus Data <1>CBD1I/O90Control Bus Data <2>CBD2I/O91Control Bus Data <3>CBD3I/O92Control Bus Data <5>CBD4I/O93Control Bus Data <5>CBD5I/O94Control Bus Data <7>CBD7I/O95Control Bus Data <7>CBD7I/O96Control Bus Data <7>CBD7I/O97I/O GroundGND_IO+098I/O Power $V_{CC}$ _IO+599Local Symbol ClockLSCO	78	I/O Logic Ground	GND_IO		+ 0V
$81$ Control Bus Address <3>CBA3ITT $82$ Control Bus Address <4>CBA4ITT $83$ Control Bus Address <5>CBA5ITT $84$ Reserved_0RES_0+0 $85$ Reserved_1RES_1+5 $86$ Control Bus Data <0>CBD0I/O $87$ Core GroundGND_CORE+0 $88$ Core Power $V_{CC}$ _CORE+5 $89$ Control Bus Data <1>CBD1I/O $90$ Control Bus Data <2>CBD3I/O $91$ Control Bus Data <2>CBD3I/O $91$ Control Bus Data <5>CBD4I/O $93$ Control Bus Data <6>CBD5I/O $94$ Control Bus Data <7>CBD7I/O $96$ Control Bus Data <7>CBD7I/O $97$ I/O GroundGND_IO+0 $98$ I/O Power $V_{CC}$ _IO+0 $99$ Local Symbol ClockLSCO	79	I/O Logic Power	V <sub>CC</sub> _IO		+ 5V
$82$ Control Bus Address<4>CBA4ITT $83$ Control Bus Address<5>CBA5ITT $84$ Reserved_0RES_0+0 $85$ Reserved_1RES_1+5 $86$ Control Bus Data<0>CBD0I/OTT $87$ Core GroundGND_CORE+0 $88$ Core Power $V_{CC}$ _CORE+5 $89$ Control Bus Data<1>CBD1I/OTT $90$ Control Bus Data<2>CBD2I/OTT $91$ Control Bus Data<3>CBD3I/OTT $92$ Control Bus Data<6>CBD6I/OTT $93$ Control Bus Data<6>CBD6I/OTT $94$ Control Bus Data<7>CBD7I/OTT $96$ Control Bus Data<7>CBPI/OTT $97$ I/O GroundGND_IO+0 $98$ I/O Power $V_{CC}$ IO+0 $99$ Local Symbol ClockLSCOTT	80	Control Bus Address<2>	CBA2	I	TTL
83         Control Bus Address <5>         CBA5         I         TT           84         Reserved_0         RES_0         +0           85         Reserved_1         RES_1         +5           86         Control Bus Data <0>         CBD0         I/O         TT           87         Core Ground         GND_CORE         +0           88         Core Power         V <sub>CC</sub> _CORE         +5           89         Control Bus Data <1>         CBD1         I/O         TT           90         Control Bus Data <2>         CBD2         I/O         TT           91         Control Bus Data <2>         CBD3         I/O         TT           92         Control Bus Data <2>         CBD3         I/O         TT           93         Control Bus Data <4>         CBD4         I/O         TT           93         Control Bus Data <6>         CBD6         I/O         TT           94         Control Bus Data <6>         CBD6         I/O         TT           95         Control Bus Data <7>         CBD7         I/O         TT           96         Control Bus Data Parity         CBP         I/O         TT           97         I/O Ground<	81	Control Bus Address < 3>	CBA3	I	TTL
84         Reserved_0         RES_0         + 0           85         Reserved_1         RES_1         + 5           86         Control Bus Data < 0>         CBD0         I/O         TT           87         Core Ground         GND_CORE         + 0           88         Core Power $V_{CC}$ _CORE         + 5           89         Control Bus Data < 1>         CBD1         I/O         TT           90         Control Bus Data < 2>         CBD2         I/O         TT           91         Control Bus Data < 3>         CBD3         I/O         TT           92         Control Bus Data < 5>         CBD4         I/O         TT           93         Control Bus Data < 6>         CBD5         I/O         TT           94         Control Bus Data < 6>         CBD6         I/O         TT           95         Control Bus Data < 7>         CBD6         I/O         TT           96         Control Bus Data < 7>         CBD7         I/O         TT           97         I/O Ground         GND_IO         +0         +0           98         I/O Power $V_{CC}$ IO         +5         5           99         Local Symbol	82	Control Bus Address <4>	CBA4	I	TTL
85         Reserved_1         RES_1         +5           86         Control Bus Data<0>         CBD0         I/O         TT           87         Core Ground         GND_CORE         +0           88         Core Power $V_{CC}$ _CORE         +5           89         Control Bus Data<1>         CBD1         I/O         TT           90         Control Bus Data<2>         CBD2         I/O         TT           91         Control Bus Data<3>         CBD3         I/O         TT           92         Control Bus Data<5>         CBD4         I/O         TT           93         Control Bus Data<6>         CBD5         I/O         TT           94         Control Bus Data<6>         CBD7         I/O         TT           95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data<7>         CBD7         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power $V_{CC}IO$ +5           99         Local Symbol Clock         LSC         O         TT	83	Control Bus Address < 5>	CBA5	I	TTL
86Control Bus Data<0>CBD0I/OTT87Core GroundGND_CORE+088Core Power $V_{CC}$ _CORE+589Control Bus Data<1>CBD1I/OTT90Control Bus Data<2>CBD2I/OTT91Control Bus Data<3>CBD3I/OTT92Control Bus Data<5>CBD4I/OTT93Control Bus Data<6>CBD5I/OTT94Control Bus Data<7>CBD7I/OTT95Control Bus Data<7>CBD7I/OTT96Control Bus Data<7>CBPI/OTT97I/O GroundGND_IO+098I/O Power $V_{CC}$ IO+599Local Symbol ClockLSCOTT	84	Reserved_0	RES_0		+0V
87Core GroundGND_CORE+ 088Core Power $V_{CC}$ _CORE+ 589Control Bus Data<1>CBD1I/O90Control Bus Data<2>CBD2I/O91Control Bus Data<3>CBD3I/O92Control Bus Data<4>CBD4I/O93Control Bus Data<5>CBD5I/O94Control Bus Data<6>CBD6I/O95Control Bus Data<7>CBD7I/O96Control Bus Data<7>CBPI/O97I/O GroundGND_IO+098I/O Power $V_{CC}$ IO+599Local Symbol ClockLSCO	85	Reserved_1	RES_1		+ 5V
88         Core Power $V_{CC\_CORE}$ +5           89         Control Bus Data <1>         CBD1         I/O         TT           90         Control Bus Data <2>         CBD2         I/O         TT           91         Control Bus Data <3>         CBD3         I/O         TT           92         Control Bus Data <4>         CBD4         I/O         TT           93         Control Bus Data <5>         CBD5         I/O         TT           94         Control Bus Data <6>         CBD6         I/O         TT           95         Control Bus Data <6>         CBD7         I/O         TT           96         Control Bus Data <7>         CBD7         I/O         TT           97         I/O Ground         GND_IO         +0         +0           98         I/O Power $V_{CC\_IO}$ +5         -1           99         Local Symbol Clock         LSC         O         TT	86	Control Bus Data<0>	CBD0	1/0	TTL
89         Control Bus Data<1>         CBD1         I/O         TT           90         Control Bus Data<2>         CBD2         I/O         TT           91         Control Bus Data<3>         CBD3         I/O         TT           92         Control Bus Data<4>         CBD4         I/O         TT           93         Control Bus Data<5>         CBD5         I/O         TT           94         Control Bus Data<6>         CBD6         I/O         TT           95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data<7>         CBD7         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	87	Core Ground	GND_CORE		+ 0V
90Control Bus Data<2>CBD2I/OTT91Control Bus Data<3>CBD3I/OTT92Control Bus Data<4>CBD4I/OTT93Control Bus Data<5>CBD5I/OTT94Control Bus Data<6>CBD6I/OTT95Control Bus Data<7>CBD7I/OTT96Control Bus Data<7>CBPI/OTT97I/O GroundGND_IO+098I/O Power $V_{CC}$ IO+599Local Symbol ClockLSCOTT	88	Core Power	V <sub>CC</sub> _CORE		+ 5V
91         Control Bus Data<3>         CBD3         I/O         TT           92         Control Bus Data<4>         CBD4         I/O         TT           93         Control Bus Data<5>         CBD5         I/O         TT           94         Control Bus Data<6>         CBD6         I/O         TT           95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data<7>         CBP         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	89	Control Bus Data <1>	CBD1	1/0	TTL
92         Control Bus Data<4>         CBD4         I/O         TT           93         Control Bus Data<5>         CBD5         I/O         TT           94         Control Bus Data<6>         CBD6         I/O         TT           95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data<7>         CBP         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	90	Control Bus Data < 2>	CBD2	1/0	TTL
93         Control Bus Data<5>         CBD5         I/O         TT           94         Control Bus Data<6>         CBD6         I/O         TT           95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data<7>         CBP         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	91	Control Bus Data<3>	CBD3	1/0	TTL
94         Control Bus Data<6>         CBD6         I/O         TT           95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data Parity         CBP         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	92	Control Bus Data<4>	CBD4	1/0	TTL
95         Control Bus Data<7>         CBD7         I/O         TT           96         Control Bus Data Parity         CBP         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	93	Control Bus Data<5>	CBD5	1/0	TTL
96         Control Bus Data Parity         CBP         I/O         TT           97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	94	Control Bus Data<6>	CBD6	1/0	TTL
97         I/O Ground         GND_IO         +0           98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	95	Control Bus Data<7>	CBD7	1/0	TTL
98         I/O Power         V <sub>CC</sub> _IO         +5           99         Local Symbol Clock         LSC         O         TT	96	Control Bus Data Parity	СВР	I/O	TTL
99 Local Symbol Clock LSC O TT	97	I/O Ground	GND_IO		+ 0V
	98	I/O Power	V <sub>CC</sub> _IO		+ 5V
100 Local Byte Clock5 LBC5 O TT	99	Local Symbol Clock	LSC	0	TTL
	100	Local Byte Clock5	LBC5	0	TTL



Pin No.	Signal Name	Symbol	I/O	Pin Type
1	Local Byte Clock 4	LBC4	0	TTL
2	Local Byte Clock 3	LBC3	0	TTL
3	Local Byte Clock 2	LBC2	0	TTL
4	Local Byte Clock 1	LBC1	0	TTL
5	Clock 16/32	CLK16	0	TTL
6	PHY Port A Indicate Parity	AIP	0	TTL
7	PHY Port A Indicate Control	AIC	0	TTL
8	PHY Port A Indicate Data<7>	AID7	0	TTL
9	PHY Port A Indicate Data<6>	AID6	0	TTL
10	PHY Port A Indicate Data<5>	AID5	0	TTL
11	I/O Power	V <sub>CC</sub> _IO		+ 5V
12	I/O Ground	GND_IO		+ 0V
13	PHY Port A Indicate Data<4>	AID4	0	TTL
14	PHY Port A Indicate Data<3>	AID3	0	TTL
15	PHY Port A Indicate Data<2>	AID2	0	TTL
16	PHY Port A Indicate Data < 1 >	AID1	0	TTL
17	PHY Port A Indicate Data<0>	AIDO	0	TTL
18	Reserved0	RES_0		+0V
19	Reserved0	RES_0		+0V
20	ANALOG Power	V <sub>CC</sub> _ANALOG		+ 5V
21	ANALOG Ground	GND_ANALOG		+ 0 V
22	Phase Select	PH_SEL	I	TTL
23	Reference Select	REF_SEL	I	TTL
24	Reference Input	REF_IN	I	TTL
25	Feedback Input	FBK_IN	I	TTL
26	Crystal Output	XTAL_OUT	0	
27	Crystal Input	XTAL_IN	I	
28	ESD Power	V <sub>CC</sub> _ESD		+ 5V
29	ESD Ground	GND_ESD		+ 0V
30	Transmit Clock –	TXC-	0	ECL
31	Transmit Clock +	TXC+	0	ECL
32	ECL Power	V <sub>CC</sub> _ECL		+ 5V
33	PMD Request Data -	PMRD-	0	ECL
34	PMD Request Data +	PMRD+	0	ECL
35	Receive Clock Out –	RXC_OUT-	0	ECL
36	Receive Clock Out +	RXC_OUT+	0	ECL
37	ECL Power	V <sub>CC</sub> _ECL		+ 5V
38	ECL Ground	GND_ECL		+0V
	1			

Pin No.	Signal Name	Symbol	1/0	Pin Type
39	Signal Detect –	SD-	Ι	ECL
40	Signal Detect +	SD+	I	ECL
41	PMD Indicate Data-	PMID-	Ι	ECL
42	PMD Indicate Date +	PMID+	I	ECL
43	Enable Pin 0	EP0	0	TTL
44	Enable Pin 1	EP1	0	TTL
45	ECL Power	V <sub>CC</sub> _ECL		+5V
46	ECL Ground	GND_ECL		+ 0V
47	Receive Clock In-	RXC_IN-	Ι	ECL
48	Receive Clock In+	RXC_IN+	Ι	ECL
49	Receive Data In-	RXD_IN-	Ι	ECL
50	Receive Data In+	RXD_IN+	I	ECL
51	Receive Data Out-	RXD_OUT-	0	ECL
52	Receive Data Out +	RXD_OUT+	0	ECL
53	No Connect	N/C		
54	No Connect	N/C		
55	ECL Ground	GND_ECL		+ 0V
56	ECL Power	V <sub>CC</sub> _ECL		+ 5V
57	Reserved_0	RES_0		+0V
58	Reserved_0	RES_0		+0V
59	PHY Port B Request Data<0>	BRD0	1	TTL
60	PHY Port B Request Data <1>	BRD1	I	TTL
61	PHY Port B Request Data<2>	BRD2	-	TTL
62	PHY Port B Request Data<3>	BRD3	I	TTL
63	PHY Port B Request Data<4>	BRD4	-	TTL
64	I/O Ground	GND_IO		+ 0V
65	I/O Power	V <sub>CC</sub> _IO		+ 5V
66	PHY Port B Request Data<5>	BRD5	Ι	TTL
67	PHY Port B Request Data<6>	BRD6	I	TTL
68	PHY Port B Request Data<7>	BRD7	Ι	TTL
69	PHY Port B Request Control	BRC	I	TTL
70	PHY Port B Request Parity	BRP	0	TTL
71	~ Device Reset	~ RST	Ι	TTL
72	Read/~Write	R/~W	-	TTL
73	Chip Enable	~ CE	I	TTL
74	~ Interrupt	~ INT	0	Open Drai
75	~ Acknowledge	~ ACK	0	Open Drai
76	Control Bus Address<0>	CBA0	I	TTL

78         I/O           79         I/O           80         Con           81         Con           82         Con           83         Con           83         Con           84         Res           85         Res           86         Con           87         Core           89         Con           91         Con           92         Con           93         Con           95         Con	trol Bus Address <1> Logic Ground Logic Power trol Bus Address <2> trol Bus Address <3> trol Bus Address <4> trol Bus Address <5> erved_0 erved_1 trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7> trol Bus Data <7>	CBA1           GND_IO           VCC_IO           CBA2           CBA3           CBA4           CBA5           RES_0           RES_1           CBD0           GND_CORE           VCC_CORE           CBD1           CBD3           CBD4           CBD5           CBD6           CBD7	I I I I I I/O I/O I/O I/O I/O I/O I/O I/	TTL           +0V           +5V           TTL           TTL           TTL           +0V           +5V           TTL           +0V           +5V           TTL           +0V           +5V           TTL           +0V           +5V           TTL           TTL
79         I/O           80         Con           81         Con           82         Con           83         Con           83         Con           84         Res           85         Res           86         Con           87         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	Logic Power trol Bus Address <2> trol Bus Address <3> trol Bus Address <4> trol Bus Address <5> erved_0 erved_1 trol Bus Data <0> a Ground a Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <2> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	V <sub>CC</sub> IO           CBA2           CBA3           CBA4           CBA5           RES0           RES1           CBD0           GNDCORE           V <sub>CC</sub> CORE           CBD1           CBD2           CBD3           CBD5           CBD6	I I I I/O I/O I/O I/O I/O I/O I/O	+ 5V TTL TTL TTL + 0V + 5V TTL + 0V + 5V TTL TTL TTL TTL TTL TTL TTL
80         Con           81         Con           82         Con           83         Con           84         Res           85         Res           86         Con           87         Core           89         Con           90         Con           91         Con           93         Con           94         Con           95         Con	trol Bus Address <2> trol Bus Address <3> trol Bus Address <3> trol Bus Address <4> trol Bus Address <5> erved_0 erved_1 trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBA2           CBA3           CBA4           CBA5           RES_0           RES_1           CBD0           GND_CORE           V <sub>CC</sub> _CORE           CBD1           CBD3           CBD4           CBD5           CBD6	I I I I/O I/O I/O I/O I/O I/O I/O	TTL           TTL           TTL           TTL           + 0V           + 5V           TTL           + 0V           + 5V           TTL
81         Con           82         Con           83         Con           83         Con           84         Res           85         Res           86         Con           87         Core           88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	trol Bus Address <3> trol Bus Address <4> trol Bus Address <4> trol Bus Address <5> erved0 erved1 trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBA3           CBA4           CBA5           RES_0           RES_1           CBD0           GND_CORE           V <sub>CC</sub> _CORE           CBD1           CBD3           CBD5           CBD5           CBD6	I I I I/O I/O I/O I/O I/O I/O I/O	TTL           TTL           TTL           + 0V           + 5V           TTL           + 0V           + 5V           TTL
82         Con           83         Con           84         Res           85         Res           86         Con           87         Core           88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	trol Bus Address <4> trol Bus Address <5> erved0 erved1 trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBA4           CBA5           RES_0           RES_1           CBD0           GND_CORE           V <sub>CC</sub> _CORE           CBD1           CBD2           CBD3           CBD5           CBD6	I I I/O I/O I/O I/O I/O I/O I/O	TTL           TTL           +0V           +5V           TTL           +0V           +5V           TTL
83         Con           84         Res           85         Res           86         Con           87         Core           88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	trol Bus Address <5> erved0 erved1 trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBA5           RES_0           RES_1           CBD0           GND_CORE           V <sub>CC</sub> _CORE           CBD1           CBD2           CBD3           CBD5           CBD6	I I/O I/O I/O I/O I/O I/O I/O	TTL           + 0V           + 5V           TTL           + 0V           + 5V           TTL
84         Res           85         Res           86         Con           87         Core           88         Core           89         Con           90         Con           91         Con           93         Con           94         Con           95         Con	erved0 erved1 trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	RES_0           RES_1           CBD0           GND_CORE           V <sub>CC</sub> _CORE           CBD1           CBD2           CBD3           CBD4           CBD5           CBD6	I/O I/O I/O I/O I/O I/O I/O	+ 0V + 5V TTL + 0V + 5V TTL TTL TTL TTL TTL TTL TTL
85         Res           86         Con           87         Core           88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	erved1 trol Bus Data <0> a Ground a Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	RES_1           CBD0           GND_CORE           V <sub>CC</sub> _CORE           CBD1           CBD2           CBD3           CBD4           CBD5           CBD6	1/0 1/0 1/0 1/0 1/0 1/0	+ 5V TTL + 0V + 5V TTL TTL TTL TTL TTL TTL TTL
86         Con           87         Core           88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	trol Bus Data <0> e Ground e Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBD0 GND_CORE V <sub>CC</sub> _CORE CBD1 CBD2 CBD3 CBD4 CBD5 CBD6	1/0 1/0 1/0 1/0 1/0 1/0	TTL +0V +5V TTL TTL TTL TTL TTL TTL TTL
87         Core           88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con	e Ground e Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	GND_CORE V <sub>CC</sub> _CORE CBD1 CBD2 CBD3 CBD4 CBD5 CBD6	1/0 1/0 1/0 1/0 1/0 1/0	+ 0V + 5V TTL TTL TTL TTL TTL TTL TTL
88         Core           89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con           96         Con	e Power trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	V <sub>CC</sub> _CORE CBD1 CBD2 CBD3 CBD4 CBD5 CBD6	1/0 1/0 1/0 1/0 1/0 1/0	+ 5V TTL TTL TTL TTL TTL TTL TTL
89         Con           90         Con           91         Con           92         Con           93         Con           94         Con           95         Con           96         Con	trol Bus Data <1> trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBD1 CBD2 CBD3 CBD4 CBD5 CBD6	1/0 1/0 1/0 1/0 1/0 1/0	
90         Con           91         Con           92         Con           93         Con           94         Con           95         Con           96         Con	trol Bus Data <2> trol Bus Data <3> trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBD2 CBD3 CBD4 CBD5 CBD6	1/0 1/0 1/0 1/0 1/0	ТТL ТТL ТТL ТТL ТТL
91         Con           92         Con           93         Con           94         Con           95         Con           96         Con	trol Bus Data<3> trol Bus Data<4> trol Bus Data<5> trol Bus Data<6> trol Bus Data<7>	CBD3 CBD4 CBD5 CBD6	1/0 1/0 1/0 1/0	ТТL ТТL ТТL ТТL
92         Con           93         Con           94         Con           95         Con           96         Con	trol Bus Data <4> trol Bus Data <5> trol Bus Data <6> trol Bus Data <7>	CBD4 CBD5 CBD6	1/0 1/0 1/0	TTL TTL TTL
93         Con           94         Con           95         Con           96         Con	trol Bus Data<5> trol Bus Data<6> trol Bus Data<7>	CBD5 CBD6	1/0 1/0	TTL TTL
94         Con           95         Con           96         Con	trol Bus Data<6> trol Bus Data<7>	CBD6	1/0	TTL
95 Con 96 Con	trol Bus Data<7>			
96 Con		CBD7	1/0	
	tral Due Data Darity			TTL
97 I/O	trol Bus Data Parity	СВР	1/0	TTL
	Ground	GND_IO		+ 0V
98 I/O	Power	V <sub>CC</sub> _IO		+ 5V
99 Loca	al Symbol Clock	LSC	0	TTL
100 Loca	al Byte Clock5	LBC5	0	TTL



Pin No.	Signal Name	Symbol	1/0	Pin Type
1	Local Byte Clock 4	LBC4	0	TTL
2	Local Byte Clock 3	LBC3	0	TTL
3	Local Byte Clock 2	LBC2	0	TTL
4	Local Byte Clock 1	LBC1	0	TTL
5	Clock 16/32	CLK16	0	TTL
6	PHY Port A Indicate Parity	AIP	0	TTL
7	PHY Port A Request Parity	ARP	I	TTL
8	PHY Port A Indicate Control	AIC	0	TTL
9	PHY Port A Request Control	ARC	I	TTL
10	PHY Port A Indicate Data<7>	AID7	0	TTL
11	PHY Port A Request Data<7>	ARD7	I	TTL
12	PHY Port A Indicate Data<6>	AID6	0	TTL
13	PHY Port A Request Data<6>	ARD6		TTL
14	PHY Port A Indicate Data<5>	AID5	0	TTL
15	PHY Port A Request Data<5>	ARD5		TTL
16	I/O Power	V <sub>CC</sub> _IO		+5V
17	I/O Ground	GND_IO		+0V
18	PHY Port A Indicate Data<4>	AID4	0	TTL
19	PHY Port A Request Data<4>	ARD4	I	TTL
20	PHY Port A Indicate Data<3>	AID3	0	TTL
21	PHY Port A Request Data<3>	ARD3	I	TTL
22	PHY Port A Indicate Data<2>	AID2	0	TTL
23	PHY Port A Request Data<2>	ARD2	I	TTL
24	PHY Port A Indicate Data <1>	AID1	0	TTL
25	PHY Port A Request Data<1>	ARD1	I	TTL
26	PHY Port A Indicate Data<0>	AID0	0	TTL
27	PHY Port A Request Data<0>	ARD0	I	TTL
28	Reserved_0	RES_0		+0V
29	Reserved_0	RES_0		+0V
30	Reserved_0	RES_0		+0V
31	Reserved_0	RES_0		+ 0V
32	ANALOG Power	V <sub>CC</sub> ANALOG		+5V
33	ANALOG Ground	GND_ANALOG		+0V
34	Phase Select	PH_SEL	I	TTL
35	Reference Select	REF_SEL	I	TTL
36	Reference Input	REF_IN	I	TTL
37	Feedback Input	FBK_IN	I	TTL
38	No Connect	N/C		
			. I	


Pin No.	Signal Name	Symbol	I/O	Pin Type
39	No Connect	N/C		
40	No Connect	N/C		
41	No Connect	N/C		
42	No Connect	N/C		
43	No Connect	N/C		
44	No Connect	N/C		
45	Crystal Output	XTAL_OUT	0	
46	Crystal Input	XTAL_IN	I	
47	ESD Power	V <sub>CC</sub> _ESD		+ 5V
48	ESD Ground	GND_ESD		+ 0V
49	Loop Filter	LPFLTR	0	
50	Transmit Clock –	TXC-	0	ECL
51	Transmit Clock +	TXC+	0	ECL
52	ECL Power	V <sub>CC</sub> ECL		+ 5V
53	PMD Request Data –	PMRD-	0	ECL
54	PMD Request Data +	PMRD+	0	ECL
55	Receive Clock Out-	RXC_OUT-	0	ECL
56	Receive Clock Out +	RXC_OUT+	0	ECL
57	ECL Power	V <sub>CC</sub> _ECL		+5V
58	ECL Ground	GND_ECL		+0V
59	Signal Detect –	SD-		ECL
60	Signal Detect +	SD+	1	ECL
61	PMD Indicate Data –	PMID-	I	ECL
62	PMD Indicate Data +	PMID+	I	ECL
63	Sense Pin 0	SP0	I	TTL
64	Enable Pin 0	EP0	0	TTL
65	Sense Pin 1	SP1	1	TTL
66	Enable Pin 1	EP1	0	TTL
67	Sense Pin 2	SP2	1	TTL
68	Enable Pin 2	EP2	0	TTL
69	Cascade Start	CS	1	TTL
70	Cascade Ready	CR	0	Open Drai
71	ECL Power	V <sub>CC</sub> _ECL		+5V
72	ECL Ground	GND_ECL		+0V
73	PMD Transmitter Enable	TXE	0	TTL
74	PMD Transmitter Enable Level	TEL	1	TTL
75	Receive Clock In –	RXC_IN-	I	ECL
76	Receive Clock In+	RXC_IN+	1	ECL


Pin No.	Signal Name	Symbol	I/O	Pin Type
77	Receive Data In-	RXD_IN-	I	ECL
78	Receive Data In+	RXD_IN+	I	ECL
79	No Connect	N/C		
80	No Connect	N/C		
81	No Connect	N/C		
82	Receive Data Out-	RXD_OUT-	0	ECL
83	Receive Data Out +	RXD_OUT+	0	ECL
84	Reserved_0	RES_0		+0V
85	Reserved_0	RES_0		+ 0V
86	Reserved_0	RES_0		+ 0V
87	No Connect	N/C		
88	ECL Ground	GND_ECL		+ 0V
89	ECL Power	V <sub>CC</sub> _ECL		+ 5V
90	Reserved_0	RES_0		+ 0V
91	Reserved_0	RES_0		+ 0V
92	Reserved0	RES_0		+ 0V
93	Reserved_0	RES_0		+0V
94	PHY Port B Indicate Data<0>	BIDO	0	TTL
95	PHY Port B Request Data<0>	BRD0	1	TTL
96	PHY Port B Indicate Data<1>	BID1	0	TTL
97	PHY Port B Request Data <1>	BRD1	I	TTL
98	PHY Port B Indicate Data<2>	BID2	0	TTL
99	PHY Port B Request Data<2>	BRD2	I	TTL
100	PHY Port B Indicate Data <3>	BID3	0	TTL
101	PHY Port B Request Data <3>	BRD3	I	TTL
102	PHY Port B Indicate Data<4>	BID4	0	TTL
103	PHY Port B Request Data <4>	BRD4	- I	TTL
104	I/O Ground	GND_IO		+ 0V
105	I/O Power	V <sub>CC</sub> _IO		+ 5V
106	PHY Port B Indicate Data<5>	BID5	0	TTL
107	PHY Port B Request Data <5>	BRD5	I	TTL
108	PHY Port B Indicate Data<6>	BID6	0	TTL
109	PHY Port B Request Data <6>	BRD6	I	TTL
110	PHY Port B Indicate Data<7>	BID7	0	TTL
111	PHY Port B Request Data <7>	BRD7	I	TTL
112	PHY Port B Indicate Control	BIC	0	TTL
113	PHY Port B Request Control	BRC	I	TTL
114	PHY Port B Indicate Parity	BIP	0	TTL

Pin No.	Signal Name	Symbol	1/0	Pin Type
115	PHY Port B Request Parity	BRP	I	TTL
116	~ Device Reset	~ RST	I	TTL
117	Read/~Write	R/~W	I	TTL
118	Chip Enable	~ CE	I	TTL
119	~ Interrupt	~ INT	0	Open Drai
120	~ Acknowledge	~ ACK	0	Open Drai
121	No Connect	N/C		
122	No Connect	N/C		
123	No Connect	N/C		
124	No Connect	N/C		
125	No Connect	N/C		
126	No Connect	N/C		
127	No Connect	N/C		
128	Control Bus Address <0>	CBA0	I	TTL
129	Control Bus Address <1>	CBA1		TTL
130	I/O Logic Ground	GND_IO		+ 0V
131	I/O Logic Power	V <sub>CC</sub> _IO		+ 5V
132	Control Bus Address <2>	CBA2		TTL
133	Control Bus Address <3>	CBA3		TTL
134	Control Bus Address <4>	CBA4	1	TTL
135	Control Bus Address <5>	CBA5	1	TTL
136	Reserved_0	RES_0		+ 0V
137	Reserved_1	RES_1		+ 5V
138	Control Bus Data<0>	CBD0	I/O	TTL
139	Core Ground	GND_CORE		+ 0V
140	Core Power	V <sub>CC</sub> _CORE		+ 5V
141	Control Bus Data <1>	CBD1	I/O	TTL
142	Control Bus Data<2>	CBD2	I/O	TTL
143	Control Bus Data<3>	CBD3	I/O	TTL
144	Control Bus Data<4>	CBD4	I/O	TTL
145	Control Bus Data<5>	CBD5	I/O	TTL
146	Control Bus Data<6>	CBD6	I/O	TTL
147	Control Bus Data <7>	CBD7	I/O	TTL
148	Control Bus Data Parity	CBP	I/O	TTL
149	No Connect	N/C		
150	No Connect	N/C		
151	No Connect	N/C		

Pin No.	Signal Name	Symbol	1/0	Pin Type
152	No Connect	N/C		
153	No Connect	N/C		
154	No Connect	N/C		
155	No Connect	N/C		
156	No Connect	N/C		
157	I/O Ground	GND_IO		+0V
158	I/O Power	V <sub>CC</sub> _IO		+ 5V
159	Local Symbol Clock	LSC	0	TTL
160	Local Byte Clock5	LBC5	0	TTL

			TL/F/11	708-46
ТА	FIGURE 9-1. Layou BLE 9-1. Layout Land			
Device	A (mm)	B (mm)	P (mm)	X (mm)
DP83256VF and DP83256VF-AP 14mm x 14mm x 2.0mm 100-lead JEDEC FPQFP	14.60	18.45	0.50	0.35
DP83257VF 28mm x 28mm x 3.42mm 160-lead JEDEC MQFP	28.90	33.40	0.65	0.45
2 MECHANICAL DRAWINGS he following two pages contain the mech	nanical drawings for each	ch of the available PL	AYER+ device pack	ages.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.