

DP83952 Repeater Interface Controller with Security Features (RIC™ II)

General Description

The DP83952 RIC II Repeater Interface Controller is an "Enhanced" version of the DP83950 RIC. RIC II is fully backward pin and functional compatible with the RIC. The DP83952 RIC II has the same basic architecture as the RIC with additional feature enhancements. RIC II provides additional network security options, additional statistics for repeater activities, and a faster processor interface. When RIC II is used in a "non-secure" mode, it functions in the same manner as the DP83950 RIC. When RIC II is used in a "secure" mode, it restricts unauthorized nodes from intruding and/or eavesdropping into the network. The RIC II utilizes internal CAMs to store/compare addresses of valid nodes when network security is desired.

RIC II implements the IEEE 802.3 multiport repeater unit specifications. It is fully compliant with the 802.3 repeater specification for the repeater, segment partition, and jabber lockup protection state machines. (Continued)

Features

- Compliant with the IEEE 802.3 Repeater Specification
- 13 network connections (ports) per chip
- Selectable on-chip twisted-pair transceivers
- Cascadable for large hub applications
- Compatible with AUI compliant transceivers
 On-chip Elasticity Buffer, Manchester encoder and decoder

- Separate Partition state machines for each port
- Compatible with 802.3k Hub Management requirements
 Provides port status information for LED displays including: receive, collision, partition, link status, and jabber

PRELIMINARY

September 1995


- Power-up configuration options:
 Repeater and Partition Specifications, Transceiver Interface, Status Display, Processor Operations
- Simple processor interface for repeater management and port disable
- On-chip Event Counters and Event Flag Arrays
- Serial Management Bus Interface to combine packet and repeater status information

DP83952 Repeater Interface Controller with Security Features (RIC II)

- CMOS process for low power dissipation
- Single 5V supply

Security Features

- Power-up configuration options
- Prevents unauthorized eavesdropping and/or intrusion on a per port basis
 - 58 on-chip CAMs (Content Addressable Memory) allow storage of acceptable addresses
- Learn mode automatically records addresses of attached nodes DataSheet4U.com



©1995 National Semiconductor Corporation TL/F/12499

RRD-B30M115/Printed in U. S. A.

DataShe

www.DataSheet4U.com

DataSheet4U.com

locks: Segment Specific Block, and Shared Functional locks. The Segment Specific Block implements the IEEE epeater requirements on a per network port basis, while the hared Functional Blocks implement the core logic blocks or the IEEE repeater unit. The Shared Functional Blocks onsist of repeater receive multiplexor, an on chip phase lock loop (PLL) decoder for Manchester data, an Elasticity	 1.0 SYSTEM DIAGRAM 2.0 CONNECTION DIAGRAMS 3.0 PIN DESCRIPTION 4.0 BLOCK DIAGRAM 5.0 FUNCTIONAL DESCRIPTION 5.1 Summary of DP83952 RIC II Feature Enhancements from DP83950B RIC 5.2 Overview of RIC II Functions 5.3 Description of Repeater Operations 5.4 Examples of Packet Repetition Scenarios 5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
locks. The Segment Specific Block implements the IEEE apeater requirements on a per network port basis, while the hared Functional Blocks implement the core logic blocks or the IEEE repeater unit. The Shared Functional Blocks onsist of repeater receive multiplexor, an on chip phase ock loop (PLL) decoder for Manchester data, an Elasticity uffer for preamble regeneration, transmit encoder and de- nultiplexor for Manchester data. The DP83952 RIC II can be connected up to 13 cable seg- nents via its network interface ports. One port is fully AUI compatible and is able to connect to an external MAU using ne maximum length of AUI cable. The other 12 ports have tegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with xternal transceivers, such as the DP8392 coaxial trans- eivers. Iarge repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	 3.0 PIN DESCRIPTION 4.0 BLOCK DIAGRAM 5.0 FUNCTIONAL DESCRIPTION 5.1 Summary of DP83952 RIC II Feature Enhancements from DP83950B RIC 5.2 Overview of RIC II Functions 5.3 Description of Repeater Operations 5.4 Examples of Packet Repetition Scenarios 5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
hared Functional Blocks implement the core logic blocks or the IEEE repeater unit. The Shared Functional Blocks onsist of repeater receive multiplexor, an on chip phase bock loop (PLL) decoder for Manchester data, an Elasticity uffer for preamble regeneration, transmit encoder and de- nultiplexor for Manchester data. The DP83952 RIC II can be connected up to 13 cable seg- nents via its network interface ports. One port is fully AUI ompatible and is able to connect to an external MAU using the maximum length of AUI cable. The other 12 ports have the grated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with atternal transceivers, such as the DP8392 coaxial trans- eivers. Iarge repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	 4.0 BLOCK DIAGRAM 5.0 FUNCTIONAL DESCRIPTION 5.1 Summary of DP83952 RIC II Feature Enhancements from DP83950B RIC 5.2 Overview of RIC II Functions 5.3 Description of Repeater Operations 5.4 Examples of Packet Repetition Scenarios 5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
onsist of repeater receive multiplexor, an on chip phase ock loop (PLL) decoder for Manchester data, an Elasticity uffer for preamble regeneration, transmit encoder and de- nultiplexor for Manchester data. he DP83952 RIC II can be connected up to 13 cable seg- nents via its network interface ports. One port is fully AUI ompatible and is able to connect to an external MAU using ne maximum length of AUI cable. The other 12 ports have itegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with xternal transceivers, such as the DP8392 coaxial trans- eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	 5.0 FUNCTIONAL DESCRIPTION 5.1 Summary of DP83952 RIC II Feature Enhancements from DP83950B RIC 5.2 Overview of RIC II Functions 5.3 Description of Repeater Operations 5.4 Examples of Packet Repetition Scenarios 5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
uffer for preamble regeneration, transmit encoder and de- nultiplexor for Manchester data. he DP83952 RIC II can be connected up to 13 cable seg- nents via its network interface ports. One port is fully AUI compatible and is able to connect to an external MAU using the maximum length of AUI cable. The other 12 ports have ttegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with xternal transceivers, such as the DP8392 coaxial trans- eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	 5.1 Summary of DP83952 RIC II Feature Enhancements from DP83950B RIC 5.2 Overview of RIC II Functions 5.3 Description of Repeater Operations 5.4 Examples of Packet Repetition Scenarios 5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
Aultiplexor for Manchester data. the DP83952 RIC II can be connected up to 13 cable seg- tents via its network interface ports. One port is fully AUI compatible and is able to connect to an external MAU using the maximum length of AUI cable. The other 12 ports have tegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with ternal transceivers, such as the DP8392 coaxial trans- eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	from DP83950B RIC 5.2 Overview of RIC II Functions 5.3 Description of Repeater Operations 5.4 Examples of Packet Repetition Scenarios 5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
nents via its network interface ports. One port is fully AUI ompatible and is able to connect to an external MAU using ne maximum length of AUI cable. The other 12 ports have itegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with sternal transceivers, such as the DP8392 coaxial trans- eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	5.2 Overview of RIC II Functions5.3 Description of Repeater Operations5.4 Examples of Packet Repetition Scenarios5.5 Description of Hardware Connection for Inter-RIC Bus5.6 Processor and Display Interface
ompatible and is able to connect to an external MAU using the maximum length of AUI cable. The other 12 ports have ttegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with xternal transceivers, such as the DP8392 coaxial trans- eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	5.3 Description of Repeater Operations5.4 Examples of Packet Repetition Scenarios5.5 Description of Hardware Connection for Inter-RIC Bus5.6 Processor and Display Interface
tegrated 10BASE-T transceivers. These transceiver func- ons may be bypassed so that the RIC II may be used with xternal transceivers, such as the DP8392 coaxial trans- eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	5.4 Examples of Packet Repetition Scenarios5.5 Description of Hardware Connection for Inter-RIC Bus5.6 Processor and Display Interface
ons may be bypassed so that the RIC II may be used with xternal transceivers, such as the DP8392 coaxial trans- eivers. Iarge repeater unit can be constructed by cascading IC IIs together via the Inter-RICTM bus. All the cascaded	5.5 Description of Hardware Connection for Inter-RIC Bus 5.6 Processor and Display Interface
eivers. large repeater unit can be constructed by cascading IC IIs together via the Inter-RIC™ bus. All the cascaded	5.6 Processor and Display Interface
large repeater unit can be constructed by cascading IC IIs together via the Inter-RIC™ bus. All the cascaded	
IC IIs together via the Inter-RIC™ bus. All the cascaded	5.7 Description of Hardware Connection for Processor
	and Display Interface
	6.0 HUB MANAGEMENT SUPPORT
des port status information for LED array displays, and a	6.1 Event Counting Function
mple interface for system processors. The RIC II possess- s multi-function counters and status flag arrays to facilitate	6.2 Event Record Function
etwork statistics gathering. A serial Hub Management In-	6.3 Management Interface Operation
erface is available for the collection of data in Managed ub applications.	6.4 Description of Hardware Connection for Management Interface
	7.0 PORT BLOCK FUNCTIONS
	7.1 Transceiver Functions
	7.2 Segment Partition
	7.3 Port Status Register Functions
Dat	24 Local Ports and Inter-RIC Bus Expected Activity
	7.5 Local Ports and Inter-RIC Bus Data Field Contents
	8.0 RIC II REGISTERS
	9.0 AC AND DC SPECIFICATIONS
	10.0 TIMING AND LOAD DIAGRAMS
	11.0 AC TIMING TEST CONDITIONS


			e (12 T.P. Ports	+ 1 AUI Bottom	View)		
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No
TXO12P-	40	V _{CC}	80	V _{CC}	120	NC	160
TXO12+	39	GND	79	GND	119	RXI7-	159
TXO12-	38	IRC	78	TXO2P-	118	RXI7+	158
TXO12P+	37	IRE	77	TXO2+	117	TXO7P+	157
RXI12-	36	IRD	76	TXO2-	116	TXO7-	156
RXI12+	35	COLN	75	TXO2P+	115	TXO7+	155
V _{CC}	34	V _{CC}	74	RXI2-	114	TXO7P-	154
GND	33	GND	73	RXI2+	113	V _{CC}	153
RXI11-	32	PKEN	72	V _{CC}	112	GND	152
RXI11+	31	RXMPLL	71	GND	111	TXO6P-	151
TXO11P+	30	BUFEN	70	RX1-	110	TXO6+	150
TXO11-	29	RDY	69	RX1+	109	TXO6-	149
TXO11+	28	ELI	68	CD1-	108	TXO6P+	148
TXO11P-	27	RTI	67	CD1+	107	RXI6-	147
V _{CC}	26	STR1	66	TX1-	106	RXI6+	146
GND	25	V _{CC}	65	TX1+	105	V _{CC}	145
TXO10P-	24	GND	64	V _{CC}	104	GND	144
TXO10+	23	STR0	63	GND	103	RXI5-	143
TXO10-	22	ACTND	62	V _{CC}	102	RXI5+	142
TXO10P+	21	ANYXND	61	GND	101	TXO5P+	141
RXI10-	20	ACKO	60	CLKIN	100	TXO5-	140
RXI10+	19	MRXC	59	PA4	99	TXO5+	139
V _{CC}	18	MEN	58	PA3	98	TXO5P-	138
GND	17	MRXD	DataSI 57	PA2	97	V _{CC}	137
RXI9-	16	MCRS	56	PA1	96	GND	136
RXI9+	15	V _{CC}	55	PA0	95	TXO4P-	135
TXO9P+	14	GND	54	V _{CC} PLL	94	TXO4+	134
TXO9-	13	ACKI	53	GNDPLL	93	TXO4-	133
TXO9+	12	ACTNS	52	MLOAD	92	TXO4P+	132
TXO9P-	11	ANYXNS	51	CDEC	91	RXI4-	131
V _{CC}	10	PCOMP	50	WR	90	RXI4+	130
GND	9	NC	49	RD	89	V _{CC}	129
TXO8P-	8	RXI13-	48	D7	88	GND	128
TXO8+	7	RXI13+	47	D6	87	RXI3-	127
TXO8-	6	TXO13P+	46	D5	86	RXI3+	126
TXO8P+	5	TXO13-	45	D4	85	TXO3P+	125
RXI8-	4	TXO13+	44	D3	84	TXO3-	124
RXI8+	3	TXO13P-	43	D2	83	TXO3+	123
V _{CC}	2	V _{CC}	40	D1	82	TXO3P-	120
GND	1	GND	41	D0	81	NC	121

3

DataShe

DataSheet4U.com






DataSheet4U.com

www.DataSheet4U.com

		Pin 1	able (1–5 AU	I + 6-13 T.P. Port	s)		
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No
TXO12P-	40	V _{CC}	80	V _{CC}	120	NC	160
TXO12+	39	GND	79	GND	119	RXI7-	159
TXO12-	38	IRC	78	TX2-	118	RXI7+	158
TXO12P+	37	IRE	77	TX2+	117	TXO7P+	157
RXI12-	36	IRD	76	CD2-	116	TXO7-	156
RXI12+	35	COLN	75	CD2+	115	TXO7+	155
V _{CC}	34	Vcc	74	RX2+	114	TXO7P-	154
GND	33	GND	73	RX2-	113	V _{CC}	153
RXI11-	32	PKEN	72	V _{CC}	112	GND	152
RXI11+	31	RXMPLL	71	GND	111	TXO6P-	151
TXO11P+	30	BUFEN	70	RX1-	110	TXO6+	150
TXO11-	29	RDY	69	RX1+	109	TXO6-	149
TXO11+	28	ELI	68	CD1-	108	TXO6P+	148
TXO11P-	27	RTI	67	CD1 +	107	RXI6-	147
V _{CC}	26	STR1	66	TX1-	106	RXI6+	146
GND	25	V _{CC}	65	TX1+	105	V _{CC}	145
TXO10P-	24	GND	64	V _{CC}	104	GND	144
TXO10+	23	STR0	63	GND	103	RX5+	143
TXO10-	22	ACTND	62	V _{CC}	102	RX5-	142
TXO10P+	21	ANYXND	61	GND	101	CD5+	141
RXI10-	20	ACKO	60	CLKIN	100	CD5-	140
RXI10+	19	MRXC	59	PA4	99	TX5+	139
V _{CC}	18	MEN	58ataS	heepAsJ.com	98	TX5-	138
GND	17	MRXD	57	PA2	97	V _{CC}	137
RXI9-	16	MCRS	56	PA1	96	GND	136
RXI9+	15	V _{CC}	55	PA0	95	TX4-	135
TXO9P+	14	GND	54	V _{CC} PLL	94	TX4+	134
TXO9-	13	ACKI	53	GNDPLL	93	CD4-	133
TXO9+	12	ACTNS	52	MLOAD	92	CD4+	132
TXO9P-	11	ANYXNS	51	CDEC	91	RX4+	131
V _{CC}	10	PCOMP	50	WR	90	RX4-	130
GND	9	NC	49	RD	89	V _{CC}	129
TXO8P-	8	RXI13-	48	D7	88	GND	128
TXO8+	7	RXI13+	47	D6	87	RX3+	127
TXO8-	6	TXO13P+	46	D5	86	RX3-	126
TXO8P+	5	TXO13-	45	D4	85	CD3+	125
RXI8-	4	TXO13+	44	D3	84	CD3-	124
RXI8+	3	TXO13P-	43	D2	83	TX3+	123
V _{CC}	2	V _{CC}	42	D1	82	TX3-	122
GND	1	GND	41	D0	81	NC	121



DataSheet4U.com


		Pin T	able (1–7 AU	I + 8-13 T.P. Port	s)		
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No
TXO12P-	40	V _{CC}	80	V _{CC}	120	NC	160
TXO12+	39	GND	79	GND	119	RX7+	159
TXO12-	38	IRC	78	TX2-	118	RX7-	158
TXO12P+	37	IRE	77	TX2+	117	CD7+	157
RXI12-	36	IRD	76	CD2-	116	CD7-	156
RXI12+	35	COLN	75	CD2+	115	TX7+	155
Vcc	34	V _{CC}	74	RX2+	114	TX7-	154
GND	33	GND	73	RX2-	113	V _{CC}	153
RXI11-	32	PKEN	72	V _{CC}	112	GND	152
RXI11+	31	RXMPLL	71	GND	111	TX6-	151
TXO11P+	30	BUFEN	70	RX1-	110	TX6+	150
TXO11-	29	RDY	69	RX1+	109	CD6-	149
TXO11+	28	ELI	68	CD1-	108	CD6+	148
TXO11P-	27	RTI	67	CD1 +	107	RX6+	147
V _{CC}	26	STR1	66	TX1-	106	RX6-	146
GND	25	V _{CC}	65	TX1+	105	V _{CC}	145
FXO10P-	24	GND	64	V _{CC}	104	GND	144
TXO10+	23	STR0	63	GND	103	RX5+	143
FXO10-	22	ACTND	62	V _{CC}	102	RX5-	142
TXO10P+	21	ANYXND	61	GND	101	CD5+	141
RXI10-	20	ACKO	60	CLKIN	100	CD5-	140
RXI10+	19	MRXC	59	PA4	99	TX5+	139
V _{CC}	18	MEN	58ataS	heepasl.com	98	TX5-	138
GND	17	MRXD	57	PA2	97	V _{CC}	137
RXI9-	16	MCRS	56	PA1	96	GND	136
RXI9+	15	V _{CC}	55	PA0	95	TX4-	135
TXO9P+	14	GND	54	V _{CC} PLL	94	TX4+	134
TXO9-	13	ACKI	53	GNDPLL	93	CD4-	133
TXO9+	12	ACTNS	52	MLOAD	92	CD4+	132
TXO9P-	11	ANYXNS	51	CDEC	91	RX4+	131
V _{CC}	10	PCOMP	50	WR	90	RX4-	130
GND	9	NC	49	RD	89	V _{CC}	129
TXO8P-	8	RXI13-	48	D7	88	GND	128
TXO8+	7	RXI13+	47	D6	87	RX3+	127
TXO8-	6	TXO13P+	46	D5	86	RX3-	126
TXO8P+	5	TXO13-	45	D4	85	CD3+	125
RXI8-	4	TXO13+	44	D3	84	CD3-	124
RXI8+	3	TXO13P-	43	D2	83	TX3+	123
V _{CC}	2	V _{CC}	42	D1	82	TX3-	122
GND	1	GND	41	D0	81	NC	121

7

DataShe

DataSheet4U.com





DataSheet4U.com


www.DataSheet4U.com

			Pin Table (All AUI Ports)			
Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No
TX12-	40	V _{CC}	80	V _{CC}	120	NC	160
TX12+	39	GND	79	GND	119	RX7+	159
CD12-	38	IRC	78	TX2-	118	RX7-	158
CD12+	37	IRE	77	TX2+	117	CD7+	157
RX12+	36	IRD	76	CD2-	116	CD7-	156
RX12-	35	COLN	75	CD2+	115	TX7+	155
V _{CC}	34	Vcc	74	RX2+	114	TX7-	154
GND	33	GND	73	RX2-	113	V _{CC}	153
RX11+	32	PKEN	72	V _{CC}	112	GND	152
RX11-	31	RXMPLL	71	GND	111	TX6-	151
CD11+	30	BUFEN	70	RX1-	110	TX6+	150
CD11-	29	RDY	69	RX1+	109	CD6-	149
TX11+	28	ELI	68	CD1-	108	CD6+	148
TX11-	27	RTI	67	CD1 +	107	RX6+	147
V _{CC}	26	STR1	66	TX1-	106	RX6-	146
GND	25	V _{CC}	65	TX1+	105	V _{CC}	145
TX10-	24	GND	64	V _{CC}	104	GND	144
TX10+	23	STR0	63	GND	103	RX5+	143
CD10-	22	ACTND	62	V _{CC}	102	RX5-	142
CD10+	21	ANYXND	61	GND	101	CD5+	141
RX10+	20	ACKO	60	CLKIN	100	CD5-	140
RX10-	19	MRXC	59	PA4	99	TX5+	139
V _{CC}	18	MEN	58ataS	SheepAsJ.com	98	TX5-	138
GND	17	MRXD	57	PA2	97	V _{CC}	137
RX9+	16	MCRS	56	PA1	96	GND	136
RX9-	15	V _{CC}	55	PA0	95	TX4-	135
CD9+	14	GND	54	V _{CC} PLL	94	TX4+	134
CD9-	13	ACKI	53	GNDPLL	93	CD4-	133
TX9+	12	ACTNS	52	MLOAD	92	CD4+	132
TX9-	11	ANYXNS	51	CDEC	91	RX4+	131
V _{CC}	10	PCOMP	50	WR	90	RX4-	130
GND	9	NC	49	RD	89	V _{CC}	129
TX8-	8	RX13+	48	D7	88	GND	128
TX8+	7	RX13-	47	D6	87	RX3+	127
CD8-	6	CD13+	46	D5	86	RX3-	126
CD8+	5	CD13-	45	D4	85	CD3+	125
RX8+	4	TX13+	44	D3	84	CD3-	124
RX8-	3	TX13-	43	D2	83	TX3+	123
V _{CC}	2	V _{CC}	42	D1	82	ТХ3-	122
GND	1	GND	41	D0	81	NC	121

9

DataShe

DataSheet4U.com



10

DataSheet4U.com

	Driver Type	1/0	Description
ETWORK INTERFACE PINS (O	n-Chip Transceive	r Mode)	
RXI2- to RXI13-	TP	I	Twisted Pair Receive Input Negative
RXI2+ to RXI13+	TP	I	Twisted Pair Receive Input Positive
TXOP2- to TXOP13-	TT	0	Twisted Pair Pre-Emphasis Transmit Output Negative
TXO2- to TXO13-	TT	0	Twisted Pair Transmit Output Negative
TXO2+ to TXO13+	TT	0	Twisted Pair Transmit Output Positive
TXOP2+ to TXOP13+	TT	0	Twisted Pair P re-Emphasis T ransmit O utput Positive
CD1 +	AL	I	AUI Collision Detect Input Positive
CD1-	AL	I	AUI Collision Detect Input Negative
RX1+	AL	1	AUI Receive Input Positive
RX1-	AL	I	AUI Receive Input Negative
TX1+	AD	0	AUI Transmit Output Positive
TX1-	AD	0	AUI Transmit Output Negative
ETWORK INTERFACE PINS (E	xternal Transceive	r Mode AUI Sig i	nal Level Compatibility Selected)
TX2+ to TX13+	AL	0	Transmit Output Positive
TX2- to TX13-	AL	0	Transmit Output Negative
CD2+ to CD13+	AL	I	Collision Input Positive
CD2- to CD13-	AL	I	Collision Input Negative
RX2+ to RX13+	AL	I	Receive Input Positive
RX2- to RX13-	AL	I	Receive Input Negative
CD1 +	AL	I	AUI Collision Detect Input Positive
CD1-	AL	DataShe	et4 AUL Collision Detect Input Negative
RX1+	AL	I	AUI Receive Input Positive
RX1-	AL	I	AUI Receive Input Negative
TX1+	AD	0	AUI Transmit Output Positive
TX1-	AD	0	AUI Transmit Output Negative
CD1+ CD1- RX1+ RX1- TX1+ TX1+ TX1-	AL AL AL AL AD AD atible, TP = Twisted Pai	I DataShe I I O O r interface compatible	AUI Collision Detect Input Positive ect4 AUI Collision Detect Input Negative AUI Receive Input Positive AUI Receive Input Negative AUI Transmit Output Positive

DataSheet4U.com


Pin Name	Driver Type	1/0	Description
ROCESSOR	BUS PINS		
RA0-RA4	ТТ	Ι	R EGISTER A DDRESS INPUTS: These five pins are used to select a register to be read or written. The state of these inputs are ignored when the read, write and mode load input strobes are high. (Even under these conditions these inputs must not be allowed to float to an undefined logic state).
STR0	С	0	DISPLAY UPDATE STR OBE 0
			Maximum Display Mode: This signal controls the latching of display data for network ports 1 to 7 into the off chip display latches.
			Minimum Display Mode: This signal controls the latching of display data for the RIC II into the off chip display latch.
			During processor access cycles (read or write is asserted) this signal is inactive (high).
STR1	С	0	DISPLAY UPDATE STR OBE 1
			Maximum Display Mode: This signal controls the latching of display data for network ports 8 to 13 into the off-chip display latches.
			Minimum Display Mode: No operation
			During processor access cycles (read or write is asserted) this signal is inactive (high).
D0-D7	TT	В, Z	DATA BUS: (Note 1)
			Display Update Cycles: These pins become outputs providing display data and port address information. Address information only available in Maximum Display mode.
			Processor Access Cycles: Data input or output is performed via these pins. The read, write and mode load inputs control the direction of the signals.
BUFEN	С	0	BUFFER ENABLE: This output controls the TRI-STATE operation of the bus transceiver which provides the interface between the RIC II's data pins and the processor's data bus. (Note 2)
RDY	С	0	DATA R EA DY STROBE: The falling edge of this signal during a read cycle indicates that data is stable and valid for sampling. In write cycles the falling edge of $\overline{\text{RDY}}$ denotes that the write data has been latched by the RIC II. Therefore data must have been available and stable for this operation to be successful. DataSheet4U.com
ELI	С	0	EVENT LOGGING INTERRUPT: A low level on the ELI output indicates the RIC II's hub management logic requires CPU attention. The interrupt is cleared by accessing the Port Event Recording register or Event Counter that produced it. All interrupt sources may be masked.
RTI	С	0	REAL TIME INTERRUPT: A low level on the RTI output indicates the RIC II's real time (packet specific) interrupt logic requires CPU attention. The interrupt is cleared by reading the Real Time Interrupt Status register. All interrupt sources may be masked.
CDEC	тт	I	COUNTER DECREMENT: A rising edge on the CDEC input strobe decrements all of the RIC II's Port Event Counters by one. This input is internally synchronized and if necessary the operation of the signal is delayed if there is a simultaneous internally generated counting operation.
WR	TT	I	WRITE STROBE: Strobe from the CPU used to write an internal register defined by the RA0- RA4 inputs.
RD	ТТ	I	READ STROBE: Strobe from the CPU used to read an internal register defined by the RA0-RA4 inputs.
MLOAD	TT	I	DEVICE RESET AND M ODE LOAD: When this input is low all of the RIC II's state machines, counters and network ports are reset and held inactive. On the rising edge of $MLOAD$ the logic levels present on the D0–7 pins and RA0–RA4 inputs are latched into the RIC II's configuration registers. The rising edge of $MLOAD$ also signals the beginning of the display test operation.
	uffer enable	output indic	isplay update function, i.e., asserted as outputs unless either the read or write strobe is asserted. ates the function of the data pins. When it is high they are performing display update cycles, when it is low a processor

12

DataShe

Pin Name	Driver Type	I/O	Description
NTER-RIC B	US PINS		
ACKI	тт	I	ACKNOWLEDGE INPUT: Input to the network ports' arbitration chain.
ACKO	TT	0	ACKNOWLEDGE OUTPUT: Output from the network ports' arbitration chain.
IRD	TT	B, Z	INTER- R IC D ATA: When asserted as an output this signal provides a serial data stream in NRZ format. The signal is asserted by a RIC II when it is receiving data from one of its network segments. The default condition of this signal is to be an input. In this state it may be driven by other devices on the Inter-RIC bus.
IRE	ΤT	B, Z	INTER-RIC ENABLE: When asserted as an output this signal provides an activity framing enable for the serial data stream. The signal is asserted by a RIC II when it is receiving data from one of its network segments. The default condition of this signal is to be an input. In this state it may be driven by other devices on the Inter-RIC bus.
IRC	ΤT	B, Z	INTER- R IC C LOCK: When asserted as an output this signal provides a clock signal for the serial data stream. Data (IRD) is changed on the falling edge of the clock. The signal is asserted by a RIC II when it is receiving data from one of its network segments. The default condition of this signal is to be an input. When an input IRD is sampled on the rising edge of the clock. In this state it may be driven by other devices on the Inter-RIC bus.
COLN	ТТ	B, Z	COL LISION ON PORT N : This denotes that a collision is occurring on the port receiving the data packet. The default condition of this signal is to be an input. In this state it may be driven by other devices on the Inter-RIC bus.
PKEN	С	0	PACKET ENABLE: This output acts as an active high enable for an external bus transceiver (if required) for the IRE, IRC, IRD and COLN signals. When high the bus transceiver should be transmitting on to the bus, i.e. this RIC II is driving the IRD, IRE, IRC, and COLN bus lines. When low the bus transceiver should receive from the bus.
CLKIN	ТТ	I	40 MHz CLOCK INPUT: This input is used to generate the RIC II's timing reference for the state machines, and phase lock loop decoder.
ACTND	OD	0	ACTIVITY ON PORT N DRIVE: This output is active when the RIC II is receiving data or collision information from one of its network segments.
ACTNS	TT	Ι	ACTIVITY ON PORT N SENSE: This input senses when this or another RIC II in a multi-RIC II system is receiving data or collision information.
ANYXND	OD	0	ACTIVITY ON ANY PORT EXCLUDING PORT N DRIVE: This output is active when a RIC II is experiencing a transmit collision or multiple ports have active collisions on their network segments.
ANYXNS	ТТ	I	ACTIVITY ON ANY PORT EXCLUDING PORT N SENSE: This input senses when this RIC II or other RIC IIs in a multi-RIC II system are experiencing transmit collisions or multiple ports have active collisions on their network segments.
11 – 112 66	прашле, в –	- Di-Grecu	onal, C = CMOS compatible, OD = O pen D rain, I = Input, O = O utput

Pin Name	Driver Type	1/0	Description
MANAGEME	NT BUS PI	NS	
MRXC	тт	0, Z	MANAGEMENT RECEIVE CLOCK: When asserted this signal provides a clock signal for the MRXD serial data stream. The MRXD signal is changed on the falling edge of this clock. The signal is asserted when a RIC II is receiving data from one of its network segments. Otherwise the signal is inactive.
MCRS	тт	B, Z	MANAGEMENT CARRIER SENSE: When asserted this signal provides an activity framing enable for the serial data stream. The signal is asserted when a RIC II is receiving data from one of its network segments. Otherwise the signal is an input.
MRXD	тт	0, Z	MANAGEMENT RECEIVE DATA: When asserted this signal provides a serial data stream in NRZ format. The data stream is made up of the data packet and RIC II status information. The signal is asserted when a RIC II is receiving data from one of its network segments. Otherwise the signal is inactive.
MEN	С	0	MANAGEMENT BUS OUTPUT EN ABLE: This output acts as an active high enable for an external bus transceiver (if required) for the MRXC, MCRS and MRXD signals. When high the bus transceiver should be transmitting on to the bus.
PCOMP	TT	I	PACKET COMPRESS: This input is used to activate the RIC II's packet compress logic. A low level on this signal when MCRS is active will cause that packet to be compressed. If PCOMP is tied low all packets are compressed, if PCOMP is tied high packet compression is inhibited.
POWER AND	GROUND	PINS	
V _{CC}			Positive Supply
GND			Negative Supply
EXTERNAL D	ECODER	PINS	
RXM	TT	0	RECEIVE DATA MANCHESTER FORMAT: This output makes the data, in Manchester format, received by port N available for test purposes. If not used for testing this pin should be left open.
TT = TTL co	mpatible, B =	Bi-directio	onal, C = CMOS compatible, OD = Open Drain, I = Input, O = Output
			DataSheet4U.com






DataSheet4U.com

et4U.com

www.DataSheet4U.com



DataSheet4U.com

5.0 Functional Description

The IEEE 802.3 repeater specification details a number of functions a repeater system must perform. These requirements allied with a need for the implementation to be multiport strongly favors the choice of a modular design style. In such a design, functionality is split between those tasks common to all data channels and those exclusive to each individual channel. The RIC II follows this approach, certain functional blocks are replicated for each network attachment, (also known as a repeater port), and others are shared.

The following sections provide an overview of the RIC II architecture. First, RIC II feature enhancements from the RIC is discussed. Then, the RIC II functional blocks are described.

5.1 SUMMARY OF DP83952 RIC II FEATURE ENHANCEMENTS FROM DP83950B RIC

- 1. Pin Compatibility. The DP83952VUL RIC II is fully pin compatible with the DP83950BVQB RIC device in the 160-pin Plastic Quad Flat Pack (PQFP) package.
- Addition of network security. The DP83952 RIC II features significant per port security capability. As a single chip repeater, RIC II provides security using 58 internal CAM (Content Addressable Memory) locations for all 13 ports.

Unauthorized nodes can be restricted from intruding and/ or eavesdropping into the network by preventing them from having access to valid packet data. The RIC II utilizes internal CAMs to store/compare addresses of valid nodes. Complete security operation of RIC II is explained later in this datasheet.

- 3. Two dedicated CAM locations per port and 32 shareable CAM entries are provided to store Ethernet addresses. Both the port and the shareable CAM locations (48 bits wide) are on-chip.
- 4. Faster processor access for efficient data gathering.
- 5. Addition of thirteen 8-bit wide counters for collecting more statistics.

5.2 OVERVIEW OF RIC II FUNCTIONS

SEGMENT SPECIFIC BLOCK: NETWORK PORT

As shown in the Block Diagram, the segment specific blocks consist of:

- 1. One or more physical layer interfaces.
- A logic block required for performing repeater operations upon that particular segment. This is known as the "port" logic since it is the access "port" the segment has to the rest of the network.

This function is repeated 13 times in the RIC II (one for each port) and is shown on the right side of the Block Diagram, *Figure 4-1*.

The physical layer interface depends upon the port. Port 1 has an AUI compliant interface for use with AUI compatible transceiver boxes and cable. Ports 2 to 13 may be configured for use with one of two interfaces: twisted pair or an external transceiver. The former utilizes the RIC II's on-chip 10BASE-T transceivers, the latter allows connection to external transceivers. When using the external transceiver mode the interface is AUI compatible. Although AUI com-

patible transceivers are supported, when an interface cable is used, external transceivers should always be used for the repeater system.

Inside the port logic there are 4 distinct functions:

- 1. The port state machine "PSM" is required to perform data and collision repetition as described by the repeater specification, for example, it determines whether this port should be receiving from or transmitting to its network segment.
- The port partition logic implements the segment partitioning algorithm. This algorithm is defined by the IEEE specification and is used to protect the network from malfunctioning segments.
- 3. The port status register reflects the current status of the port. It may be accessed by a system processor to obtain this status or to perform certain port configuration operations, such as port disable.
- 4. The Port Security Configuration Logic determines if the packet data will be transmitted/received intact, or as pseudo random data. Two dedicated CAM locations per port are available for learning/storing/comparing port source addresses.

SHARED FUNCTIONAL BLOCKS: REPEATER CORE LOGIC

The shared functional blocks consists of the Repeater Main State Machine (MSM), Timers, a 32-bit Elasticity Buffer, PLL Decoder, Receive and Transmit Multiplexors, and Security Logic with 32 shareable CAM locations. These blocks perform the majority of the operations needed to fulfill the requirements of the IEEE repeater specification.

When a packet is received by a port it is sent via the Receive Multiplexor to the PLL Decoder. Notification of the data and collision status is sent to the main state machine via the receive multiplexor and collision activity status signals. This enables the main state machine to determine the source of the data to be repeated and the type of data to be transmitted, either data or jam pattern.

When a collision occurs, in accordance with IEEE repeater specifications, the transmit data will be a preamble/jam pattern consisting of a 1010 ... bit pattern. Whenever a collision occurs, (during the preamble, the address field, the "type field", or the data field) the RIC II switches to the jam pattern immediately.

When RIC II is configured in the "non-secure" mode, the valid received data field is transmitted to all other ports (excluding the port with the received packet).

When RIC II is configured in the "secure" mode, the source and destination addresses within each packet are first checked. Based on this comparison, and the port configuration either:

- 1. a pseudo random bit pattern during the data field (of the packet) is transmitted to the particular port. Or,
- 2. the received data is transmitted intact.

17

The data remains intact on the Inter-RIC bus so other cascaded repeaters could compare the destination address with their local CAMs. On a valid source address mismatch, RIC II shall switch to random pattern both on the local transmitting ports and the Inter-RIC bus. DataShe

The main state machine is associated with a series of timers. These ensure various IEEE specification times (referred to as the TW1 to TW6 times) are fulfilled.

A repeater unit is required to meet the same signal jitter performance as any receiving node attached to a network segment. Consequently, a phase locked loop Manchester decoder is required so that the packet may be decoded, and the jitter accumulated over the receiving segment recovered. The decode logic outputs data in non-return to zero (NRZ) format with an associated clock and enable. In this form, the packet is in a convenient format for transfer to other devices, such as network controllers and other RIC IIs, via the Inter-RIC bus (described later). The data may then be re-encoded into Manchester data and transmitted. Reception and transmission via physical layer transceiver units causes a loss of bits in the preamble field of a data packet. The repeater specification requires this loss to be regenerated. To accomplish this, an elasticity buffer is employed to temporarily store bits in the data field of the packet.

The sequence of operation is as follows. Soon after the network segment receiving the data packet has been identified, the RIC II begins to transmit the packet preamble pattern (1010...) onto the other network segments. While the preamble is being transmitted, the Elasticity Buffer monitors the decoded received clock and data signals (this is done via the Inter-RIC bus as described later). When the start of frame delimiter "SFD" is detected, the received data stream is written into the elasticity buffer. Removal of data from the buffer for retransmission is not allowed until a valid length preamble pattern has been transmitted.

4U.com

Internal CAMs

For security purposes, RIC II employs two sets of CAMs (Content Addressable Memory) for address comparison: port CAMs, and shared CAMs.

PORT CAMs

RIC II provides two CAM locations (48 bits wide) per port for comparison. The two CAM locations hold the source address(es) for the incoming packets on that port. The addresses can be stored (CPU access), or learned (Learn mode). External processor/logic access to these two CAM locations is not advised or allowed while in learning mode, LME = 1, since the contents of the register may not be valid. Once the addresses are learned, then they are used to make source address and destination address comparisons. An address is learned when the packet is received with a valid CRC. External processor/logic access to these registers is fine while learning is not in progress, LME = 0 in the port security configuration register.

SHARED CAMs

RIC II provides thirty-two shareable CAM locations (48 bits wide) to store the Ethernet addresses associated with the ports. The Ethernet addresses are stored by writing to these CAM locations where the addresses could be shared among the thirteen ports. By using shared CAMs, multiple Ethernet addresses can be associated with a single port, or multiple ports can be allocated to a single Ethernet address. After the destination address of the received packet is completely buffered, RIC II will compare this address with the

stored addresses in the CAM locations. The source address is compared in a similar fashion. These shared CAM locations are only user definable, and will not be filled during the learning mode.

A CAM entry could be shared among the thirteen local ports. This is done through a 16-bit CAM Location Mask Register (CLMR). Each CAM entry has one of these CLMRs, therefore there are 32 registers for the 32 CAM entries. These registers could be accessed by a processor. Since register access is performed on a byte basis, six write cycles must be done to program/enter the Ethernet address into the CAM. The upper 3 bits of the CAM Location Mask Register act as a pointer indicating which byte of the 6-byte address will be accessed next. This pointer will increment every time a read or write cycle is done to the CAM entry. The pointer starts at 1, indicating the least significant byte of the address.

Four additional registers are provided to validate the shared 32 CAM entries and are referred to as Shared CAM Validation Register 1–4 (SCVR 1–4, Page 9H, Address 16–19H). Each bit of these registers is mapped to one CAM location. An address in the CAM location will only be valid when a corresponding bit Address Valid (ADV bit) has been set in this register. RIC II will include only valid CAM locations for address comparison.

The contents of all CAM locations are unknown at power up. This will pose no problem since the ADV (Address Valid) bit is not set for the CAM. Therefore the comparison will not take place with the CAM contents.

INTER-RIC BUS INTERFACE

Using the RIC II in a repeater system allows the design to be constructed with many network attachments than can be supported by a single chip. The split of functions already described allows data packets, and collision status to be transferred between multiple RIC IIs, and at the same time the multiple RIC IIs still behave as a single logical repeater. Since all RIC IIs in a repeater system are identical and capable of performing any of the repetition operations, the failure of one RIC II will not cause the failure of the entire system. This is an important issue in large multiport repeaters.

RIC IIs communicate via a specialized interface known as the Inter-RIC bus. This allows the data packet to be transferred from the receiving RIC II to the other RIC IIs in the system. These RIC IIs then transmit the data stream to their segments. The notification of collisions occurring across the network is just as important as data transfers. The Inter-RIC bus has a set of status lines capable of conveying collision information between RIC IIs to ensure their main state machines operate in the appropriate manner.

LED INTERFACE AND HUB MANAGEMENT FUNCTION

Repeater systems usually possess optical displays indicating network activity and the status of specific repeater operations. The RIC II's display update block provides the system designer with a wide variety of indicators. The display updates are completely autonomous and merely require SSI logic devices to drive the display devices, usually made up of light emitting diodes, LEDs. The status display is very flexible allowing the user to choose those indicators appropriate for the specification of the equipment. DataShe

18

RIC II has been designed with special awareness for system designers implementing large repeaters possessing hub management capabilities. Hub management uses the unique position of repeaters in a network to gather statistics about the network segments they are attached to. The RIC II provides hub management statistical data in 3 steps. Important events are gathered by the management block from logic blocks throughout the chip. These events may then be stored in on-chip latches, or counted in on-chip counters according to user supplied latching and counting masks.

The fundamental task of a hub management system implementation is to associate the current packet and any management status information with the network segment, such as the repeater port where the packet was received. The ideal system would place this combined data packet and status field in system memory for examination by hub management software. The ultimate function of the RIC II's hub management support logic is to provide this function.

To accomplish this, the RIC II utilizes a dedicated hub management interface. This is similar to the Inter-RIC bus since it allows the data packet to be recovered from the receiving RIC II. Unlike the Inter-RIC bus, the intended recipient is not another RIC II, but National Semiconductor's DP83932 "SONICTM" Network controller or the DP83957 RIB. The use of a dedicated bus allows a management status field to be appended at the end of the data packet. This can be done without affecting the operation of the repeater system.

The RIC II adds 13 more (8-bit wide) counters in addition to counters provided on the RIC DP83950B. These counters will count events specified in the Event Count and Interrupt Mask Register2 (ECIMR2) such as Frame Check Sequence, Frame Alignment Error, Partition, and Out of Window Collision. This register also includes "Reset On Read" and "Freeze When Full" control bits.

It should be noted that Counter Decrement (CDEC) will not be used with the ECMR2. Also no real time or event logging interrupt, RTI or ELI, will be generated for this register.

PROCESSOR INTERFACE

The RIC II's processor interface allows connection to a system processor. Data transfer occurs via an octal bi-directional data bus. The RIC II has a number of on-chip registers indicating the status of the hub management functions, chip configuration and port status. These may be accessed by providing the chosen address at the Register Address (RA4–RA0) input pins.

Display update cycles and processor accesses occur utilizing the same data bus. An on-chip arbiter in the processor/ display block schedules and controls the accesses and ensures the correct information is written into the display latches. During the display update cycles the RIC II behaves as a master of its data bus. This is the default state of the data bus. Consequently, a TRI-STATE buffer must be placed between the RIC II and the system processor's data bus. This ensures bus contention is avoided during simultaneous display update cycles and processor accesses of other devices on the system bus. When the processor accesses a RIC II register, the RIC II enables the data buffer and selects the operation, either input or output, of the data pins. For faster register accesses, RIC II provides the added feature of disabling the display update cycles. In the Lower Event Information register (Page 1H, Address 1FH) setting the Disable LED Update bit, DLU, stops the RIC LED updates. This causes the data bus to be no longer shared, therefore, RIC II is always in a slave access mode. In this mode, the maximum read/write cycle time is reduced to approximately 400 ns.

5.3 DESCRIPTION OF REPEATER OPERATIONS

In order to implement a multi-chip repeater system which behaves as though it were a single logical repeater, special consideration must be paid to the data path used in packet repetition. For example, where in the data path are specific operations such as Manchester decoding and elasticity buffering performed. Also the system's state machines which utilize available network activity signals, must be able to accommodate the various packet repetition and collision scenarios detailed in the repeater specification.

The RIC II contains two types of inter-acting state machines. These are:

- 1. Port State Machines (PSMs). Every network attachment has its own PSM.
- 2. Main State Machine (MSM). This state machine controls the shared functional blocks as shown in the block diagram *Figure 4-1*.

REPEATER PORT AND MAIN STATE MACHINES

These two state machines are described in the following sections. Reference is made to expressions used in the IEEE Repeater specification. For the precise definition of these terms please refer to the specification. To avoid confusion with the RIC II's implementation, where references are made to repeater states or terms as described in the IEEE specification, these items are written in *italics*. The IEEE state diagram is shown in *Figure 5-2*, the Inter-RIC bus state diagram is shown in *Figure 5-1*.





FIGURE 5-1. Inter-RIC Bus State Diagram

19

DataShe



20

PORT STATE MACHINE (PSM)

There are two primary functions for the PSM as follows:

- 1. Control the transmission of repeated data, pseudo random data, and jam signals over the attached segment.
- 2. Decide whether a port will be the source of data or collision information which will be repeated over the network. This repeater port is known as PORT N. An arbitration process is required to enable the repeater to transition from the IDLE state to the SEND PREAMBLE PATTERN or RECEIVE COLLISION states, see Figure 5-2. This process is used to locate the port which will be PORT N for that particular packet. The data received from this port is directed to the PLL decoder and transmitted over the Inter-RIC bus. If the repeater enters the TRANSMIT COL-LISION state a further arbitration operation is performed to determine which port is PORT M. PORT M is differentiated from the repeater's other ports if the repeater enters the ONE PORT LEFT state. In this state PORT M does not transmit to its segment; where as all other ports are still required to transmit to their segments.

MAIN STATE MACHINE (MSM)

The MSM controls the operation of the shared functional blocks in each RIC II as shown in the block diagram, *Figure* 4-1, and it performs the majority of the data and collision propagation operations as defined by the IEEE specification.

The interaction of the main and port state machines is visible, in part, by observing the Inter-RIC bus.

INTER-RIC BUS OPERATION

OVERVIEW

The Inter-RIC Bus consists of eight signals. These signals implement a protocol which may be used to connect multiple RIC IIs together. In this configuration, the logical function of a single repeater is maintained. The resulting multi-RIC II system is compliant to the IEEE 802.3 repeater specification and may connect several hundred network segments. An example of a multi-RIC II system is shown in *Figure 5-3*.

The Inter-RIC Bus connects multiple RIC IIs to realize the following operations:

Port N Identification (which port the repeater receives data from)

Port M Identification (which port is the last one experiencing a collision) Data Transfer

RECEIVE COLLISION identification TRANSMIT COLLISION identification DISABLE OUTPUT (jabber protection)

Function	Action
Preamble Regeneration	Restore the length of the preamble pattern to the defined size.
Fragment Extension	Extend received data or collision fragments to meet the minimum fragment length of 96 bits. DataSheet4U.com
Elasticity Buffer Control	A portion of the received packet may require storage in an Elasticity Buffer to accommodate preamble regeneration.
Jam/ Preamble Pattern Generation	In cases of receive or transmit collisions, a RIC II is required to transmit a jam pattern (1010). (Note)
Transmit Collision Enforcement	Once the <i>TRANSMIT COLLISION</i> state is entered a repeater is required to stay in this state for at least 96 network bit times.
Data Encoding Control	NRZ format data from the elasticity buffer must be encoded into Manchester format data prior to retransmission.
<i>Tw1</i> Enforcement	Enforce the Transmit Recovery Time specification.
<i>Tw2</i> Enforcement	Enforce Carrier Recovery Time specification on all ports with active collisions.

Depenter Eupetiene

DataShe

nter-RIC Bus Signal	Function	Conditions Required for a RIC II to Drive This Signal	RIC II Receiving the Signal
ACKI	Input signal to The PSM arbitration chain. This chain is employed to identify <i>PORT N</i> and <i>PORT M</i> . (Note 1)	Not applicable	This is dependent upon the method used to cascade RIC IIs, described in a following section.
ACKO	Output signal from the PSM arbitration chain.	Not applicable	This is dependent upon the method used to cascade RIC IIs, described in a following section.
ACTN	This signal denotes there is activity on <i>PORT N</i> or <i>PORT M</i> .	A RIC II must contain <i>PORT N</i> or <i>PORT M</i> . (Note 2)	The signal is monitored by all RIC IIs in the repeater system.
ANYXN	This signal denotes that a repeater port that is not <i>PORT N</i> or <i>PORT M</i> is experiencing a collision.	Any RIC II which satisfies the above condition. (Note 3)	The signal is monitored by all RIC IIs in the repeater system.
COLN	Denotes <i>PORT N</i> or <i>PORT M</i> is experiencing a collision.	A RIC II must contain <i>PORT N</i> or <i>PORT M</i> . (Note 4)	The signal is monitored by all other RIC IIs in the repeater system.
RE	This signal acts as an activity framing signal for the IRC and IRD signals.	A RIC II must contain PORT N.	The signal is monitored by all other RIC IIs in the repeater system.
IRD	Decoded serial data, in NRZ format, received from the network segment attached to PORT N.	A RIC II must contain <i>PORT N</i> . DataSheet4U.c	The signal is monitored by all other RIC IIs in the repeater system.
RC	Clock signal associated with IRD and IRE.	A RIC II must contain <i>PORT N</i> .	The signal is monitored by all other RIC IIs in the repeater system.
Note 2: Altho Note 3: This		-	

METHODS OF RIC II CASCADING

In order to build multi-RIC II repeaters, PORT N and PORT M identification must be performed across all the RIC IIs in the system. Inside each RIC II, the PSMs are arranged in a logical arbitration chain where port 1 is the highest and port 13 the lowest. The top of the chain, the input to port 1 is accessible to the user via the RIC II's ACKI input pin. The output from the bottom of the chain becomes the $\overline{\text{ACKO}}$ output pin. In a single RIC II system PORT N is defined as the highest port in the arbitration chain with receive or collision activity. Port N identification is performed when the repeater is in the IDLE state. PORT M is defined as the highest port in the chain with a collision when the repeater leaves the TRANSMIT COLLISION state. In order for the arbitration chain to function. all that needs to be done is to tie the ACKI signal to a logic high state. In multi-RIC II systems there are two methods to propagate the arbitration chain between RIC IIs:

The first and most straightforward is to extend the arbitration chain by daisy chaining the \overline{ACKI} - \overline{ACKO} signals between RIC IIs. In this approach one RIC II is placed at the top of the chain (its \overline{ACKI} input is tied high), then the \overline{ACKO} signal from this RIC II is sent to the \overline{ACKI} input of the next RIC II and so on. This arrangement is simple to implement but it places some topological restrictions upon the repeater system. In particular, if the repeater is constructed using a backplane with removable printed circuit boards. (These boards contain the RIC IIs and their associated components.) If one of the boards is removed then the \overline{ACKI} - \overline{ACKO} chain will be broken and the repeater will not operate correctly.

The second method of PORT N or M identification avoids this problem. This second technique relies on an external parallel arbiter which monitors all of the RIC IIs' ACKO signals and responds to the RIC II with the highest priority in She this scheme each RIC II is assigned with a priority level. One method of doing this is to assign a priority number which reflects the position of a RIC II board on the repeater backplane, i.e., its slot number. When a RIC II experiences receive activity and the repeater system is in the IDLE state, the BIC II board will assert ACKO External arbitration logic drives the identification number onto an arbitration bus and the RIC II containing PORT N will be identified. An identical procedure is used in the TRANSMIT COLLISION state to identify PORT M. Parallel arbitration is not subject to the problems caused by missing boards, i.e., empty slots in the backplane. The logic associated with asserting this arbitration vector in the various packet repetition scenarios could be implemented in PAL® or GAL® type devices

Both of the above methods employ the same signals: \overline{ACKI} , \overline{ACKO} and \overline{ACTN} to perform *PORT N* or *M* arbitration.

The Inter-RIC bus allows multi-RIC II operations to be performed in exactly the same manner as if there is only a single RIC II in the system. The simplest way to describe the operation of Inter-RIC bus is to see how it is used in a number of common packet repetition scenarios. Throughout this description the RIC IIs are presumed to be operating in external transceiver mode. This is advantageous for the explanation since the receive, transmit and collision signals from each network segment are observable. In internal transceiver mode this is not the case, since the collision signal for the non-AUI ports is derived by the transceivers inside the RIC II.

5.4 EXAMPLES OF PACKET REPETITION SCENARIOS

The operation of RIC II is described by the following examples of packet repetition scenarios.

DATA REPETITION OVERVIEW

When a packet is received at one port, RIC II checks the source, and destination addresses of the packet. The port configuration causes either a pseudo random bit sequence, or the received packet to be transmitted to different ports.

If there is a destination address mismatch (secure mode), then the RIC II will generate a random pattern on the first bit of the data field on the corresponding transmitting port. The data remains intact on the Inter-RIC bus so other cascaded repeaters could compare the destination address with their local CAMs.

On a valid source address mismatch (secure mode), RIC II shall switch to random pattern both on the local transmitting ports and the Inter-RIC bus.

COLLISION SCENARIOS OVERVIEW

The RIC II will adhere to all collision scenarios. When a collision occurs, RIC II will switch from a random pattern to a jam pattern to comply with IEEE repeater specifications.

If collision occurs during the preamble, then jam pattern is transmitted out by the repeater's ports.

In the case of a collision during the address field, the "type field", or the "data field", RIC II switches to the jam pattern immediately.

FIFO CONDITION OVERVIEW

Elasticity buffer error (ELBER) or FIFO overflow burst is another condition that could take place anytime during the packet transmission. The sequence of events for FIFO burst is the same as those for collision.

DATA REPETITION PROCESS

The first task to be performed is *PORT N* identification. This is an arbitration process performed by the Port State Machines in the system. In situations where two or more ports simultaneously receive packets, the Inter-RIC bus operates by choosing one of the active ports, and forcing the others to transmit data (real data or pseudo random data). This is done in accordance with the IEEE specification's allowed exit paths from the *IDLE* state, i.e., to the *SEND PREAMBLE PATTERN* or *RECEIVE COLLISION* states.

The packet begins with a preamble pattern derived from the RIC II's on-chip jam/preamble generator. The data received at *PORT N* is directed through the receive multiplexor to the PLL decoder. Once phase lock has been achieved, the decoded data (in NRZ format) with its associated clock and enable signals, is asserted onto the IRD, IRE, and IRC Inter-RIC bus lines respectively. This serial data stream is received from the bus by all RIC IIs in the repeater and directed to their Elasticity Buffers. Logic circuits monitor the data stream and look for the Start of Frame Delimiter (SFD). When this has been detected, data is loaded into the elasticity puffer for later transmission. This will occur when sufficient preamble has been transmitted and certain internal state machine operations have been fulfilled.

Figure 5-3 shows two RIC IIs A and B, daisy chained together with RIC II A positioned at the top of the chain. A packet is received at port B1 of RIC II B, and is then repeated by the other ports in the system (non-secure mode). *Figure 5-4*

DataShe




shows the functional timing diagram for this packet repetition represented by the signals shown in *Figure 5-3*. In this example only two ports in the system are shown. In non-secure mode, the other ports also repeat the packet. It also indicates the operation of the RIC IIs' state machines in so far as can be seen by observing the Inter-RIC bus. For reference, the repeater's state transitions are shown in terms of the states defined by the IEEE specification. The location of *PORT N* is also shown. The following section describes the repeater and Inter-RIC bus transitions shown in *Figure 5-4*.

The repeater is stimulated into activity by the data signal received by port B1. The RIC IIs in the system are alerted to forthcoming repeater operation by the falling edges on the $\overline{ACK0}$ and $\overline{ACK0}$ daisy chain and the \overline{ACTN} bus signal. Following a defined start up delay the repeater moves to the *SEND PREAMBLE* state. The RIC II system utilizes the start up delay to perform port arbitration. When packet transmis-

sion begins the RIC II system enters the REPEAT state. The expected, for normal packet repetition, sequence of repeater states, *SEND PREAMBLE, SEND SFD and SEND DATA* is followed, but is not visible upon the Inter-RIC bus. They are merged together into a single REPEAT state. This is also true for the *WAIT* and *IDLE* states, they appear as a combined Inter-RIC bus IDLE state.


Once a repeat operation has begun, i.e., the repeater leaves the *IDLE* state. It is required to transmit at least 96 bits of data or jam/preamble onto its network segments. If the duration of the received signal from *PORT N* is smaller than 96 bits, the repeater transitions to the *RECEIVE COLLISION* state (described later). This behavior is known as fragment extension.


After the packet data has been repeated, including the emptying of the RIC IIs' elasticity buffers, the RIC II performs the Tw1 transmit recovery operation. This is performed during the *WAIT* state shown in the repeater state diagram.



DataShe

24





26

RECEIVE COLLISIONS

A receive collision is a collision which occurs on the network segment attached to *PORT N*, i.e., the collision is "received" in a similar manner as a data packet is received, and then repeated to the other network segments. Not surprisingly, the receive collision propagation follows a similar sequence of operations as data repetition.

An arbitration process is performed to find *PORT N* and a preamble/jam pattern is transmitted by the repeater's other ports. When *PORT N* detects a collision on its segment the COLN Inter-RIC bus signal is asserted. This forces all the RIC IIs in the system to transmit a preamble/jam pattern to their segments. This is important since they may be already transmitting data from their elasticity buffers. The repeater moves to the *RECEIVE COLLISION* state and begins to transmit the jam pattern. The repeater remains in this state until both the following conditions have been fulfilled:

1. at least 96 bits have been transmitted onto the network, 2. the activity has ended.

Under close examination, the repeater specification reveals that the actual end of activity has its own permutations of conditions:

- 1. collision and receive data signals may end simultaneously,
- receive data may appear to end before collision signals,
 receive data may continue for some time after the end of
- receive data may continue for some time after the end of the collision signal.

Network segments using coaxial media may experience spurious gaps in segment activity when the collision signal goes inactive. This arises from the interaction between the receive and collision signal squelch circuits, implemented in coaxial transceivers, and the properties of the coaxial cable itself. The repeater specification avoids propagation of these activity gaps by extending collision activity by the *Tw2* SM wait time. Jam pattern transmission must be sustained throughout this period. After this, the repeater will move to the *WAIT* state unless there is a data signal being received by *PORT N*.

The functional timing diagram, *Figure 5-5*, shows the operation of a repeater system during a receive collision. The system configuration is the same as earlier described and is shown in *Figure 5-3*.

The RIC IIs perform the same *PORT N* arbitration and data repetition operations as previously described. The system is notified of the receive collision on port B1 by the $\overline{\text{COLN}}$ bus signal going active. This is the signal which informs the main state machines to output the jam pattern rather than the data held in the elasticity buffers. Once a collision has occurred the IRC, IRD and IRE bus signals may become undefined. When the collision has ended and the *Tw2* operation performed, the repeater moves to the *WAIT* state.

TRANSMIT COLLISIONS

A transmit collision is a collision that is detected upon a segment to which the repeater system is transmitting. The port state machine monitoring the colliding segment asserts the $\overline{\text{ANYXN}}$ bus signal. The assertion of $\overline{\text{ANYXN}}$ causes *PORT M* arbitration to begin. The repeater moves to the

27


TRANSMIT COLLISION state when the port which had been PORT N starts to transmit a Manchester encoded 1 on to its network segment. While in the TRANSMIT COLLI-SION state, all ports of the repeater must transmit the 1010... jam pattern, and PORT M arbitration is performed. Each RIC II is obliged, by the IEEE specification, to ensure all of its ports transmit for at least 96 bits once the TRANS-MIT COLLISION state has been entered. This transmit activity is enforced by the ANYXN bus signal. While ANYXN is active, all RIC II ports will transmit jam. To ensure this situation lasts for at least 96 bits, the MSM inside the RIC IIs assert the ANYXN signal throughout this period. After this period has elapsed, ANYXN will only be asserted if there are multiple ports with active collisions on their network segments.

There are two possible ways for a repeater to leave the TRANSMIT COLLISION state. The most straightforward is when network activity, i.e., collisions and their Tw2 extensions, end before the 96-bit enforced period expires. Under these conditions the repeater system may move directly to the WAIT state when 96 bits have been transmitted to all ports. If the MSM enforced period ends and there is still one port experiencing a collision, the ONE PORT LEFT state is entered. This may be seen on the Inter-RIC bus when ANYXN is de-asserted and PORT M stops transmitting to its network segment. In this circumstance the Inter-RIC bus transitions to the RECEIVE COLLISION state. The repeater will remain in this state while PORT M's collision, Tw2 collision extension and any receive signals are present. When these conditions are not true, packet repetition finishes and the repeater enters the WA/T state.

Figure 5-6 shows a multi-RIC II system operating under transmit collision conditions. There are many different scenarios which may occur during a transmit collision, this figure illustrates one of these. The diagram begins with packet reception by port A1. Port B1 experiences a collision, since it is not *PORT N* it asserts $\overline{\text{ANYXN}}$. This alerts the main state machines in the system to switch from data to jam pattern transmission.


Port A1 is also monitoring the $\overline{\text{ANYXN}}$ bus line. Its assertion forces A1 to relinquish its *PORT N* status, start transmitting, stop asserting $\overline{\text{ACTN}}$ and release its hold on the PSM arbitration signals ($\overline{\text{ACKO}}$ A and $\overline{\text{ACKI}}$ B). The first bit it transmits will be a Manchester encoded "1" in the jam pattern. Since port B1 is the only port with a collision, it attains *PORT M* status and stops asserting $\overline{\text{ANYXN}}$. It does however assert $\overline{\text{ACTN}}$, and exert its presence upon the PSM arbitration chain (forces $\overline{\text{ACKO}}$ B low). The MSMs ensure that $\overline{\text{ANYXN}}$ stays active and thus force all of the ports, including *PORT M*, to transmit to their segments.


After some time port A1 experiences a collision. This arises from the presence of the packet being received from port A1's segment and the jam signal the repeater is now transmitting onto this segment. Two packets on one segment results in a collision. *PORT M* now moves from B1 to A1. Port A1 fulfills the same criteria as B1, i.e., it has an active collision on its segment, but in addition it is higher in the arbitration chain. This priority yields no benefits for port A1 since the <u>ANYXN</u> signal is still active. There are now two sources driving <u>ANYXN</u>, the MSMs and the collision on port B1. DataShe



DataSheet4U.com

DataShe





30

5.5 DESCRIPTION OF HARDWARE CONNECTION FOR INTER-RIC BUS

When considering the hardware interface, the Inter-RIC bus may be viewed as consisting of three groups of signals:

- 1. Port Arbitration chain, namely: $\overline{\text{ACKI}}$ and $\overline{\text{ACKO}}$.
- Simultaneous drive and sense signals, i.e., ACTN and ANYXN. (Potentially these signals may be driven by multiple devices.)
- Drive or sense signals, i.e., IRE, IRD, IRC and COLN. (Only one device asserts these signals at any instance in time.)

The first set of signals are either used as point to point links, or with external arbitration logic. In both cases the load on these signals will not be large, so the on-chip drivers are adequate. This may not be true for signal classes (2) and (3).

The Inter-RIC bus has been designed to connect RIC IIs together directly, or via external bus transceivers. The latter is advantageous in large repeaters. In the second application the backplane is often heavily loaded and is beyond the drive capabilities of the on-chip bus drivers. The need for simultaneous sense and drive capabilities on the \overline{ACTN} and \overline{ANYXN} signals, and the desire to allow operation with external bus transceivers, makes it necessary for these bus signals to each have a pair of pins on the RIC II. One driving the bus, the other sensing the bus signal. When external bus transceivers are used, they must be open collector/open drain to allow wire-ORing of the signals. Additionally, the drive and sense enables of the bus transceiver should be tied in the active state.

The uni-directional nature of information transfer on the IRE, IRD, IRC and COLN signals, means a RIC II is either driving these signals or receiving them from the bus, but not both at the same time. Thus a single bi-directional input/output pin is adequate for each of these signals. If an external bus transceiver is used with these signals the Packet Enable "PKEN" RIC II output pin performs the function of a drive enable and sense disable.

Figure 5-8 shows the RIC II connected to the Inter-RIC bus via external bus transceivers, such as National's DS3893A bus transceivers.

Some bus transceivers are of the inverting type. To allow the Inter-RIC bus to utilize these transceivers, the RIC II may be configured to invert the active states of the \overline{ACTN} , \overline{ANYXN} , \overline{COLN} and \overline{IRE} signals. Instead of being active low they are active high. Thus they become active low once more when passed through an inverting bus driver. This is particularly important for the \overline{ACTN} and \overline{ANYXN} bus lines, since these signals must be used in a wired-or configuration. Incorrect signal polarity would make the bus unusable.

5.6 PROCESSOR AND DISPLAY INTERFACE

The processor interface pins, which include the data bus, address bus and control signals, actually perform three operations which are multiplexed on these pins. These operations are:

- 1. The Mode Load Operation, which performs a power up initialization cycle upon the RIC II.
- Display Update Cycles, which are refresh operations for updating the display LEDs.

3. Processor Access Cycles, which allows μ P's to communicate with the RIC II's registers.

These three operations are described below.

MODE LOAD OPERATION

The Mode Load Operation is a hardware initialization procedure performed at power on. It loads vital device configuration information into on-chip configuration registers. In addition to its configuration function, the MLOAD pin is the RIC II's reset input. When $\overline{\text{MLOAD}}$ is low all of the RIC II's repeater timers, state machines, segment partition logic and hub management logic are reset.

The Mode Load Operation may be accomplished by attaching the appropriate set of pull up and pull down resistors to the data and register address pins to assert logic high or low signals onto these pins, and then providing a rising edge on the MLOAD pin as is shown in *Figure 5-9*. The mapping of chip functions to the configuration inputs is shown in Table 5-1. Such an arrangement may be performed using a simple resistor, capacitor, diode network. Performing the Mode Load Operation in this way enables the configuration of a RIC II that is in a simple repeater system (one without a processor).

Alternatively in a complex repeater system, the Mode Load Operation may be performed using a processor write cycle. This would require the $\overline{\text{MLOAD}}$ pin be connected to the CPU's write strobe via some decoding logic, and included in the processor's memory map.

To support the security options, pin D0 of MLOAD is assigned to configure RIC II during mode load operation. A pull up (non-security mode) or a pull down (security mode) on this pin defines the desired security level. By using this bit, the user could also take advantage of the learning mode, as described below.

LEARNING OF PORT SOURCE ADDRESS(ES)

Learning mode could be invoked in two ways according to bit D0 of MLOAD configuration. Only the port CAMs are capable of learning the addresses:

1. When D0=0, upon power up and by default, LME, SME, ESA and EDA bits in the Port Security Configuration Register (PSCR) are set globally. This means that each port will learn the address of the node connected to it by the reception of the first good packet. The second address is learned only if it is different than the first one. Only the address of a packet with correct CRC can be learned. As soon as the address is learned by any of the two CAM locations, RIC II will set the corresponding ADV (Address Valid) bit in Port CAM Pointer Register.

To start the address comparison, the SAC (Start Comparison) bit must be set (SAC = 1) by the user. RIC II will only use this CAM location for comparison when the ADV bit is set (ADV = 1), whether LME is 1 or 0. These four bits in PSCR could be disabled later on a per port basis, which allow all the packets regardless of their address to pass through the repeater.

2. When D0 = 1 for MLOAD, security could still be done, but this time it means that the user should set the LME, SME, ESA and/or EDA bits in the Port Security Configuration Register. The rest of the operation is same as when D0 is equal to zero. DataShe

It is important to note that RIC II will learn the address of the packet if LME is set regardless of the D0 setting of MLOAD, i.e. secure or non-secure mode.

It is also very important to note that for proper address learning, LME and SAC should not be set together.

When the repeater is in non-secure mode, then the comparison will not take place between the incoming address and the learned address.

When the repeater is in secure mode, and the LME bit is set, then the processor read/write access will be ignored for the port CAM entries. That is read/write cycles are completed, however unknown values are read during the learning process. Data will not be written into the CAM entries until the end of the learning process. It may be desired not to randomize the outgoing data and transmit the data intact when there is a valid source address mismatch. The Generate Random Pattern bit, GRP in the Global Security Register, will provide the option.

If GRP is set (GRP = 1) and there is a source address mismatch, then RIC II will not generate random pattern; the packet will be transmitted out and the Hub Manager will be informed about the source address mismatch.

For this option to work properly, GRP=ESA=1 and EDA=0. If EDA is also set to 1, then the packet will be randomized on ports with valid DA mismatches, and this functionality will not work.

Pin Name	Programming Function	Effect When Bit is 0	Effect When Bit is 1	Function
D0	SCRTY	Security Mode	Non-Security Mode	This bit configures RIC II security feature options. When D0 = 0 LME, SME, ESA, EDA bits in the Port Security Configuration Register (PSCR) are set globally. When D0 = 1 security can still be done, but now the user
				needs to set the above bits in the PSCR register.
D1	TW2	5 Bits	3 Bits	This allows the user to select one of two values for the repeater specification TW2 time. The lower limit (3 bits) meets the IEEE. specification. The upper limit (5 bits) is not specification compliant but may provide users with higher network throughput by avoiding spurious network activity gaps when using coaxial (10BASE2, 10BASE5) network segments.
D2	CCLIM	63	31	The partition specification requires a port to be partitioned after a certain number of consecutive collisions. The RIC II has two values available to allow users to customize the partitioning algorithm to their environment. Please refer to the Partition State Machine, in data sheet Section 7.3.
D3	LPPART	Selected	Not Selected	The RIC II may be configured to partition a port if the segment transceiver does not loopback data to the port when the port is transmitting to it, as described in the Partition State Machine.
D4	OWCE	Selected	Not Selected	This configuration bit allows the on-chip partition algorithm to include out of window collisions into the collisions it monitors, as described in the Partition State Machine.
D5	TXONLY	Selected	Not Selected	This configuration bit allows the on-chip partition algorithm to restrict segment reconnection, as described in the Partition State Machine.
D6	DPART	Selected	Not Selected	The Partition state machines for all ports may be disabled by writing a logic zero to this bit during the mode load operation.
D7	MIN/MAX	Minimum Mode	Maximum Mode	The operation of the display update block is controlled by the value of this configuration bit, as described in the Display Update Cycles section.

TABLE 5-1. Pin Definitions for Options in the Mode Load Operation

DataShe

Pin Name	Programming Function	Effect When Bit is 0	Effect When Bit is 1	Function		
RAO RA1	BYPAS1 BYPAS2			These configuration bits select which of the repeater ports (numbers 2 to 13) are configured to use the on-chip internal 10BASE-T transceivers or the external transceiver interface The external transceiver interface operates using AUI compatible signal levels.		
				BYPAS2	BYPAS1	Information
				0	0	All ports (2 to 13) use the external Transceiver Interface.
				0	1	Ports 2 to 5 use the external interface, 6 to 13 use the internal 10BASE-T transceivers.
				1	0	Ports 2 to 7 use the external interface, 8 to 13 use the internal 10BASE-T transceivers.
				1	1	All ports (2 to 13) use the internal 10BASE-T transceivers.
RA2	BINV	Active High Signals	Active Low Signals	This selection determines whether the Inter-RIC signals: IRE ACTN, ANYXN, COLN and Management bus signal MCRS are active high or low.		
RA3	EXPLL	External PLL	Internal PLL	If desired, the RIC II may be used with an external decoder, this configuration bit performs the selection.		
RA4	resv	Not Permitted	Required	To ensure correct device operation, this bit must be written with a logic one during the mode load operation.		

33

5.7 DESCRIPTION OF HARDWARE CONNECTION FOR PROCESSOR AND DISPLAY INTERFACE

DISPLAY UPDATE CYCLES

The RIC II possesses control logic and interface pins which may be used to provide status information concerning activity on the attached network segments and the current status of repeater functions. These status cycles are completely autonomous and require only simple support circuitry to produce the data in a form suitable for a light emitting diode "LED" display. The display may be used in one of two modes:

1. Minimum mode-General Repeater Status LEDs,

2. Maximum mode-Individual Port Status LEDs.

Minimum mode, intended for simple LED displays, makes available four status indicators. The first LED denotes whether the RIC II has been forced to activate its jabber protect functions. The remaining 3 LEDs indicate if any of the RIC II's network segments are: (1) experiencing a collision, (2) receiving data, (3) currently partitioned. When minimum display mode is selected the only external components required are a 74LS374 type latch, the LEDs and their current limiting resistors.

Maximum mode differs from minimum mode by providing display information specific to individual network segments. This information denotes the collision activity, packet reception and partition status of each segment. In the case of 10BASE-T segments the link integrity status and polarity of the received data are also made available. The wide variety of information available in maximum mode may be used in its entirety or in part. Thus allowing the system designer to choose the appropriate complexity of status display commensurate with the specification of the end equipment.

The signals provided and their timing relationships have been designed to interface directly with 74LS259 type addressable latches. The number of latches used being dependent upon the complexity of the display. Since the latches are octal, a pair of latches is needed to display each type of segment specific data (13 ports means 13 latch bits). The accompanying tables (5-2 and 5-3) show the function of the interface pins in minimum and maximum modes. *Figure 5-11* shows the location of each port's status information when maximum mode is selected. This may be compared with the connection diagram *Figure 5-10*.


Immediately following the Mode Load Operation (when the $\overline{\text{MLOAD}}$ pin transitions to a high logic state), the display logic performs an LED test operation. This operation lasts one second. While it is in effect, all of the utilized LEDs will blink on. Thus, an installation engineer is able to test the operation of the display by forcing the RIC II into a reset cycle (MLOAD forced low). The rising edge on the $\overline{\text{MLOAD}}$ pin starts the LED test cycle. During the LED test cycle the RIC II does not perform packet repetition operations.

The status display possesses a capability to lengthen the time an LED is active. At the end of the repetition of a packet, the display is frozen showing the current activity. This freezing lasts for 30 ms or until a subsequent packet is repeated. Thus at low levels of packet activity, the display stretches activity information to make it discernible to the human eye. At high traffic rates the relative brightness of the LEDs indicates those segments with high or low activity. It should be mentioned that when the Real Time Interrupt (RTI) occurs, the display update cycle will stop and after RTI is serviced, the display update cycle will resume activity.

DataSheet4U.com

DataShe

Signal Pin Name	Function in Minimum Mode					
D0	No operation					
D1	Provides status information indicating if there is a collision occurring on one of the segments attached to this RIC II.					
D2	Provides status information indicating if one of this RIC II's ports is receiving a data or collision packet from a segment attached to this RIC II.					
D3	Provides status information indicating that the RIC II has experienced a jabber protect condition.					
D4	Provides Status information indicating if one of the RIC II's segments is partitioned.					
D(7:5)	No operation.					
STR0	This signal is the latch enable for the 374 type latch.					
STR1	This signal is held at a logic one.					
	TABLE 5-3. Status Display Pin Functions in Maximum Mode					
Signal Pin Name	Function in Maximum Mode					
D0	Provides status information concerning the Link Integrity status of 10BASE-T segments. This signal should be connected to the data inputs of the chosen pair of 74LS259 latches.					
D1	Provides status information indicating if there is a collision occurring on one of the segments attached to this RIC II. This signal should be connected to the data inputs of the chosen pair of 74LS259 latches.					
D2	Provides status information indicating if one of this RIC II's ports is receiving a data or a collision packet from its segment. This signal should be connected to the data inputs of the chosen pair of 74LS259 latches.					
D3	Provides Status information indicating that the RIC II has experienced a jabber protect condition. Additionally it denotes which of its ports are partitioned. This signal should be connected to the data inputs of the chosen pair 74LS259 latches.					
D4	Provides status information indicating if one of this RIC II's ports is receiving data of inverse polarity. This status output is only valid if the port is configured to use its internal 10BASE-T transceiver. The signal should be connect to the data inputs of the chosen pair of 74LS259 latches.					
D(7:5)	These signals provide the repeater port address corresponding to the data available on D(4:0).					
STR0	This signal is the latch enable for the lower byte latches, that is the 74LS259s which display information concerning ports 1 to 7.					
STR1	This signal is the latch enable for the upper byte latches, that is the 74LS259s which display information concerning ports 8 to 13.					




36

DataSheet4U.com

www.DataSheet4U.com

		7	4LS259 Latc	h Inputs $= \overline{S}$	TR0					
259 Output	Q0	Q1	Q2	Q3	Q4		Q5	C	26	Q7
259 Addr S2-0	000	001	010	011	100		101	1	10	111
RIC II Port Number		1 (AUI)	2	3	4		5		6	7
RIC II D0 259#1			LINK	LINK	LINK	L	.INK	LI	NK	LINK
RIC II D1 259#2	ACOL	COL	COL	COL	COL	0	COL	С	OL	COL
RIC II D2 259#3	AREC	REC	REC	REC	REC	F	REC	R	EC	REC
RIC II D3 259#4	JAB	PART	PART	PART	PART	P	ART	PA	ART	PART
RIC II D4 259 # 5			BDPOL	BDPOL	BDPOL	BD	OPOL	BD	POL	BDPO
		74LS25	59 (or Equiv.)	Latch Input	s = STR1					
259 Outputs	Q0	Q1	Q2	Q3		1	Q5	5	Q6	Q7
259 Addr S2-0	000	001	010	011	10	0	10	1	110	111
RIC II Port Number	8	9	10	11	12	2	13	3		
RIC II D0 259#6	LINK	LINK	LINK	LIN	C LIN	K	LIN	К		
RIC II D1 259#7	COL	COL	COL	COL	. co	L				
RIC II D2 259#8	REC	REC	REC	REC	RE	REC REC		С		
RIC II D3 259 # 9	PART	PART	PART	PAR	T PAF	ат	PART			
RIC II D3 239#9										
RIC II D3 253 # 3 RIC II D4 259 # 10 This shows the LED Output F lower table refers to the bank the LINK LEDs.) Note: ACOL = Any Port Col PART = Port Partitioned, BE	BDPOL Functions for the of 4 74LS259s la	tched with STR any Port Recept erse) Polarity of	en 74LS259s are 1. (For example t ion, JAB = Any received data. 5-11. Maximu	used. The top ta he RIC II's D0 da	able refers to the ta signal goes to LINK = Port Link	OL bank of 259 #1	BDP 4 74LS25 and #5. T	9s latch hese tw	0 74LS259	s then driv
RIC II D4 259 # 10 This shows the LED Output F lower table refers to the bank the LINK LEDs.) Note: ACOL = Any Port Col	BDPOL Functions for the of 4 74LS259s la	LED Drivers who tched with STR any Port Recept erse) Polarity of	en 74LS259s are 1. (For example t ion, JAB = Any received data. 5-11. Maximu	wused. The top ta he RIC II's D0 da Port Jabbering, I m Mode LED	able refers to the ta signal goes to LINK = Port Link	OL bank of 259 #1	BDP 4 74LS25 and #5. T	9s latch hese tw	0 74LS259	s then driv

37



DataSheet4U.com

5.0 Functional Description (Continued)

PROCESSOR ACCESS CYCLES

Access to the RIC II's on-chip registers is made via its processor interface. This utilizes conventional non-multiplexed address (5-bit) and data (8-bit) busses. The data bus is also used to provide data and address information to off-chip display latches during display update cycles. While performing these cycles, the RIC II behaves as a master of its data bus. Consequently a TRI-STATE bi-directional bus transceiver, e.g., 74LS245 must be placed between the RIC II and any processor bus.

RIC II provides the following scheme to facilitate faster register accesses. Lower Event Information Register (Page 1H, Address 1FH) has Disable LED Update bit, DLU, which when it is set, then RIC II stops the LED updates. This causes the data bus to be no longer shared, and therefore RIC II is always in a slave access mode. In this mode, the maximum read/write cycle time is reduced to approximately 400 ns.

The processor requests a register access by asserting the read "RD" or write "WR" input strobes. The RIC II responds by finishing any current display update cycle and asserts the TRI-STATE buffer enable signal "BUFEN". If the processor cycle is a write cycle then the RIC II's data buffers are disabled to prevent contention. In order to interface to the RIC II in a processor controlled system it is likely a PAL device will be used to perform the following operations:

- 1. locate the RIC II in the processor's memory map (address decode).
- 2. generate the RIC II's read and write strobes,
- 3. control the direction signal for the 74LS245.

An example of the processor and display interfaces is shown in Figure 5-12.

INTERRUPT HANDLING

access to determine the source of the Event Logging Interrupt (ELI) then the DP83950 RIC.

For an event logging interrupt due to flag found, the DP83950 RIC requires the following scheme:

- 1. Read the Page Select Register (Address 10H) to locate the source of Event Logging Interrupt.
- 2. Read all the Port Event Recording Registers (Page 1H, Address 11H to 1DH) to find the port and the event responsible for Event Logging Interrupt.

DP83952 RIC II allows the following alternate scheme for a faster access:

- 1. Read Page Select Register (Address 10H) to locate the source of Event Logging Interrupt.
- 2. Read the Event Information Registers (Page 1H, addresses 1EH and 1FH) to locate the port responsible for interrupt.
- 3. Read the Event Recording register of that port to find which specific event caused the Event Logging Interrupt.

6.0 Hub Management Support

The RIC II provides information regarding the status of its ports and the packets it is repeating. This data is available in three forms:

- 1. Counted Events-Network events accumulated into the RIC II's 16-bit Event Counter Registers.
- 2. Recorded Events-Network events that set bits in the Event Record Registers.
- 3. Hub Management Status packets-This is information sent over the Management Bus in a serial function to be decoded by an Ethernet Controller board.

The counted and recorded event information is available through the processor interface. This data is port specific and may be used to generate interrupts via the Event Logging Interrupt "ELI" pin. Since the information is specific to each port, each repeater port has its own event record register and event counter. The counters and event record registers have user definable masks which enable them to be configured to count and record a variety of events. The counters and record registers are designed to be used together, so that detailed information, i.e., a count value can be held on-chip for a specific network condition. More general information, i.e. the occurrence of certain types of events may be retained in on-chip latches. Thus, the user can configure the counters to increment upon a rapidly occurring event (most likely to be used to count collisions), and the record registers may log the occurrence of less frequent error conditions such as jabber protect packets.

6.1 EVENT COUNTING FUNCTION

The counters may increment upon the occurrence of one of the categories of event as described below.

Potential sources for Counter increment:

Jabber Protection (JAB): The port counter increments if the length of a received packet from its associated port, The DP83952 RIC II offers an alternate method for a faster text state machine to enter the jabber protect state

Elasticity Buffer Error (ELBER): The port counter increments if a Elasticity Buffer underflow or overflow occurs during packet reception. The flag is held inactive if a collision occurs during packet reception or if a phase lock error, described below, has already occurred during the repetition of the packet.

Phase Lock Error (PLER): A phase lock error is caused if the phase lock loop decoder looses lock during packet reception. Phase lock onto the received data stream may or may not be recovered later in the packet, and data errors may have occurred. This flag is held inactive if a collision occurs

Non-SFD Packet (NSFD): If a packet is received, and the start of frame delimiter is not found, the port counter will increment. Counting is inhibited if the packet suffers a collision.

Out of Window Collision (OWC): The out of window collision flag for a port goes active when a collision is experienced outside of the network slot time.

Transmit Collision (TXCOL): The transmit collision flag for a port is enabled when a transmit collision is experienced by the repeater. Each port experiencing a collision under these conditions is said to have suffered a transmit collision.

6.0 Hub Management Support (Continued)

Receive Collision (RXCOL): The receive collision flag for a port goes active when the port is the receive source of network activity and suffers a collision, provided no other network segments experience collisions then the receive collision flag for the receiving port will be set.

Partition (PART): The port counter increments when a port becomes partitioned.

Bad Link (BDLNK): The port counter increments when a port is configured for 10BASE-T operation has entered the link lost state.

Short Event reception (SE): The port counter increments if the received packet is less than 74 bits long and no collision occurs during reception.

Packet Reception (REC): When a packet is received the port counter increments .

In order to utilize the counters the user must choose, from the above list, the desired statistic for counting. This counter mask information must be written to the appropriate, Event Count Mask Register. There are two of these registers, the Upper and Lower Event Count Mask registers. For the exact bit patterns of these registers please see Section 8 of the data sheet.

For example if the counters are configured to count network collisions and the appropriate masks have been set, then whenever a collision occurs on a segment, this information is latched by the hub management support logic. At the end of repetition of the packet the collision status, respective to each port, is loaded into that port's counter. This operation is completely autonomous and requires no processor intervention.

4U.com

Each counter is 16 bits long and may be directly read by the processor. Additionally each counter has a number of decodes to indicate the current value of the count. There are three decodes:

low count (a value of 00FF Hex and under), high count (a value of C000 Hex and above), full count (a value of FFFF Hex).

The decodes from each counter are logically "ORed" together and may be used as interrupt sources for the $\overline{\text{ELI}}$ interrupt pin. Additionally the status of these bits may be observed by reading the Page Select Register (PSR), (see Section 8 for register details). In order to enable any of these threshold interrupts, the appropriate interrupt mask bit must be written to the Management and Interrupt Configuration Register; see Section 8 for register details.

In addition to their event masking functions, the Upper Event Counting Mask Register (UECMR) possesses two bits which control the operation of the counters. When written to a logic one, the reset on read bit "ROR" resets the counter after a processor read cycle is performed. If this operation is not selected, then in order to zero the counters, they must either be written with zeros by the processor, or allowed to roll over to all zeros. The freeze when full bit "FWF" prevents counter roll over by inhibiting count up cycles (these happen when chosen events occur), thus freezing the particular counter at FFFF Hex.

The port event counters may also be controlled by the Counter Decrement (CDEC) pin. As its name suggests, a

40

logic low state on this pin will decrement all the counters by a single value. The pulses on $\overline{\text{CDEC}}$ are internally synchronized and scheduled so as not to conflict with any "up counting" activity. If an up count and a down count occur simultaneously, then the down count is delayed until the up count has completed. This combination of up and down counting capability enables the RIC II's on-chip counters to provide a simple rolling average, or be used as extensions of larger off-chip counters.

Note: If the FWF option is enabled then the count down operation is disabled from those registers which have reached FFFF Hex and consequently have been frozen. Thus, if FWF is set and CDEC has been employed to provide a rate indication. A frozen counter indicates that a rate has been detected which has gone out of bounds, i.e., too fast increment or too slow increment. If the low count and high count decodes are employed as either interrupt sources or in a polling cycle, the direction of the rate excursion may be determined.

NEW HUB MANAGEMENT COUNTERS

The RIC II adds 13 more 8-bit counters then provided on the DP83950 RIC. These counters will count events specified in the Event Count and Interrupt Mask Register 2 (ECIMR2), such as Frame Check Sequence, Frame Alignment Error, Partition, Out of Window Collision. This register also includes "Reset On Read" and "Freeze When Full" control bits.

It should be noted that Counter Decrement (CDEC) will not be used with the ECMR2. Also no real time or event logging interrupt, RTI or ELI, will be generated for this register.

READING THE EVENT COUNTERS

The RIC II's external data bus is eight bits wide, since the event counters are 16 bits long, two processor read cycles are required to yield the counter value. In order to ensure that the read value is correct, and to allow simultaneous event counts with processor accesses, a temporary holding register is employed. A read cycle to either the lower or a upper byte of a counter, causes both bytes to be latched into the holding register. Thus, when the other byte of the counter is obtained, the holding register is accessed, and, not the actual counter register. This ensures that the upper and lower bytes contain the value sampled at the same instance in time, i.e., when the first read cycle to that counter occurred.

There is no restriction concerning whether the upper or lower byte is read first. However to ensure the "same instance value" is obtained, the reads of the upper then lower byte (or vice versa) should be performed as consecutive reads of the counter array. Other NON-COUNTER registers may be read in between these read cycles and also write cycles may be performed. If another counter is read, or the same byte of the original counter is read again, then the holding register is updated from the counter array, and the unread byte is lost.

If the reset on read option is employed, then the counter is reset after the transfer to the holding register is performed. Processor read and write cycles are scheduled in such a manner that they do not conflict with count up or count down operations. That is to say, in the case of a processor read, the count value is stable when it is loaded into the holding register. In the case of a processor write, the newly written value is stable so it may be incremented or decremented by any subsequent count operation. During the period the MLOAD pin is low, (power on reset) all counters are

6.0 Hub Management Support (Continued)

reset to zero and all count masks are forced into the disabled state. Section 8 of the data sheet details the address location of the port event counters.

6.2 EVENT RECORD FUNCTION

As previously stated each repeater port has its own Event Recording Register. This is an 8-bit status register. Each bit is dedicated to logging the occurrence of a particular event (see Section 8 for detailed description). The logging of these events is controlled by the Event Recording Mask Register, for an event to be recorded the particular mask bit must be set, (see Section 8 description of this register). Similar to the scheme employed for the event counters, the recorded events are latched during the repetition of a packet, and then automatically loaded into the recording registers at the end of transmission of a packet. When one of the unmasked events occurs, the particular port register bit is set. This status is visible to the user. All of the register bits for all of the ports are logically "ORed" together to produce a Flag Found "FF" signal. This indicator may be found by reading the Page Select Register. Additionally, an interrupt may be generated if the appropriate mask bit is enabled in the Management and Interrupt Configuration Register.

A processor read cycle to an Event Record Register resets any of the bits set in that register. Read operations are scheduled to guarantee non-changing data during a read cycle. Any internal bit setting event which immediately follows a processor read will be successful. The events which may be recorded are described below:

Jabber Protection (JAB): This flag goes active if the length of a received packet from the relevant port, causes the repeater state machine to enter the Jabber Protect state.

Elasticity Buffer Error (ELBER): This condition occurs if an Elasticity Buffer full or overflow occurs during packet reception. The flag is held inactive if a collision occurs during packet reception or if a phase lock error has already occurs during curred during the repetition of the packet.

Phase Lock Error (PLER): A phase lock error is caused if the phase lock loop decoder loses lock during packet reception. Phase lock onto the received data stream may or may not be recovered later in the packet and data errors may have occurred. This flag is held inactive if a collision occurs.

Non-SFD Packet (NSFD): If a packet is received and the start of frame delimiter is not found, the flag will go active. The flag is held inactive if a collision occurs during packet repetition.

Out of Window Collision (OWC): The out of window collision flag for a port goes active when a collision is experienced outside of the network slot time.

Partition (PART): This flag goes active when a port becomes partitioned.

Bad Link (BDLNK): The flag goes active when a port is configured for 10BASE-T operation has entered the link lost state.

Short Event reception (SE): This flag goes active if the received packet is less than 74 bits long and no collision occurs during reception.

41

6.3 MANAGEMENT INTERFACE OPERATION

The Hub Management interface provides a mechanism to combine repeater status information with packet information to form a hub management status packet. The interface, a serial bus consisting of carrier sense, received clock and received data, is designed to connect one or multiple RIC II's over a backplane bus to a DP83932 "SONIC" network controller or DP83957 RIB. The SONIC/RIB and the RIC IIs form a powerful entity for network statistics gathering.

The interface consists of four pins:

MRXC	Management Receive Clock—10 MHz NRZ Clock output.
MCRS	Management Carrier Sense—Input/Output indicating of valid data stream.
MRXD	Management Receive Data—NRZ Data output synchronous to MRXC.
PCOMP	Packet Compress—Input to truncate the packet's data field.

The first three signals mimic the interface between an Ethernet controller and a phase locked loop decoder (specifically the DP83932 SONIC and DP83910 SNI), these signals are driven by the RIC II receiving the packet. MRXC and MRXD compose an NRZ serial data stream compatible with the DP83932. The PCOMP signal is driven by logic on the processor board. The actual data stream transferred over the IRD Inter-RIC bus line. These two data streams differ in two important characteristics:

- 1. At the end of packet repetition a hub management status field is appended to the data stream. This status field, at consisting of 7 bytes, is shown in *Figures 6-1* and *6-2*.
- The information field is obtained from a number of packet status registers described below. In common with the 802.3 protocol the least significant bit of a byte is transmitted first.
- 2. While the data field of the repeated packet is being transferred over the management bus, received clock signals on the MRXC pin may be inhibited. This operation is under the control of the Packet Compress pin PCOMP. If PCOMP is asserted during repetition of the packet then MRXC signals are inhibited when the number of bytes (after SFD) transferred over the management bus equals the number indicated in the Packet Compress Decode Register. This register provides a means to delay the effect of the PCOMP signal, which may be generated early in the packet's repetition, until the desired moment. Packet compression may be used to reduce the amount of memory required to buffer packets when they are received and are waiting to be processed by hub management software. In this kind of application an address decoder, which forms part of the packet compress logic, would monitor the address fields as they are received over the management bus. If the destination address is not the address of the management node inside the hub, then packet compression could be employed. In this manner only the portion of the packet meaningful for hub management interrogation, i.e., the address fields, is transferred to the SONIC and is buffered in memory.

6.0 Hub Management Support (Continued If the repeated packet ends before PCOMP is asserted or	2. The statu
before the required number of bytes have been trans- ferred, then the hub management status field is directly	ters or re [PSR(2)]
appended to the received data at a byte boundary. If the	supplied
repeated packet is significantly longer than the value in	the addr
the Decode Register requires, and PCOMP is asserted,	[PSR(1)]
the status fields will be delayed until the end of packet	repetitior
repetition. During this delay period MRXC clocks are in- hibited, but the MCRS signal remains asserted.	3. The RIC to the st
Note: If PCOMP is asserted late in the packet, i.e., after the number of bytes defined by the packet compression register, then packet compression will not occur.	curred [F how man
The Management Interface may be fine tuned to meet the	tween re This is pr
timing considerations of the SONIC and the access time of	4. If packet
ts associated packet memory. This refinement may be per- formed in two ways:	count co dicate the
1. The default mode of operation of the Management inter-	ment bus
face is to only transfer packets over the bus which have a	For this
start of frame delimiter. Thus "packets" that are only pre- amble/jam and do not convey any source or destination	counts the
address information are inhibited. This filtering may be	over the
disabled by writing a logic zero to the Management Inter-	5. Appendir
face Configuration or "MIFCON" bit in the Management	result in a reason th
and Interrupt Configuration Register. See Section 8 for	check for
details.	the RIC I
2. The Management bus has been designed to accommo- date situations of maximum network utilization, for exam-	status fie
ple when collision generated fragments occur (these col-	6. As a fina
lision fragments may violate the IEEE802.3 IFG specifica-	ment inte
tion). The IFG required by the SONIC is a function of the	bit to th PCOMPE
time taken to release space in the receive FIFO and to	ment sof
perform end of packet processing (write status informa-	tion is er
tion into memory). These functions are primarily memory operations and consequently depend upon the bus laten-	Figure 6-3
cy and the memory access time of the system. In order to	over the ma
allow the system designer some discretion in choosing	Dat(moving fro
the speed of this memory, the RIC II may be configured to	pattern. Th
protect the SONIC from a potential FIFO overflow. This is	and the sta
performed by utilizing the Inter Frame Gap Threshold Se-	processor/ sion should
lect Register.	asserted a
The value held in this register, plus one, defines, in net-	bytes trans
work bit times, the minimum allowed gap between frames on the management bus. If the gap is smaller than this	register. He
number then $\overline{\text{MCRS}}$ is asserted but MRXC clocks are in-	the packet
hibited. Consequently no data transfer is performed.	the transfer
Thus the system designer may make the decision wheth-	The following
er to gather statistics on all packets even if they occur	ters which
with very small IFGs or to monitor a subset.	Note that F ured to rem
The status field, shown in <i>Figure 6-1</i> , contains information	can be mod
of six different types. They are contained in seven Packet	dress mism
Status Registers "PSRs":	determined
1. The RIC II and port address fields [PSR(0) and (1)] can	Status), in t
uniquely identify the repeater port receiving the packet out of a potential maximum of 832 ports sharing the same	set, PSR5 r

management bus (64 RIC IIs each with 13 ports). Thus all of the other status fields can be correctly attributed to the


relevant port.


- 2. The status flags the RIC II produces for the event counters or recording latches are supplied with each packet [PSR(2)]. Additionally the clean receive CLN status is supplied to allow the user to determine the reliability of the address fields in the packet. The CLN status bit [PSR(1)] is set if no collisions are experienced during the repetition of the address fields.
- 3. The RIC II has an on-chip timer to indicate when, relative to the start of packet repetition, a collision, if any, occurred [PSR(3)]. There is also a timer which indicates how many bit times of IFG was seen on the network between repetition of this packet and the preceding one. This is provided by [PSR(6)].
- 4. If packet compression is employed, the receive byte count contained in the SONIC's packet descriptor will indicate the number of bytes transferred over the management bus rather than the number of bytes in the packet. For this reason the RIC II which receives the packet, counts the number of received bytes and transfers this over the management bus [PSR(4),(5)].
- 5. Appending a status field to a data packet will obviously result in a CRC error being flagged by the SONIC. For this reason the RIC II monitors the repeated data stream to check for CRC and FAE errors. In the case of FAE errors the RIC II provides additional dummy data bits, so that the status fields are always byte aligned.
- 6. As a final check upon the effectiveness of the management interface, the RIC II transfers a bus specific status bit to the SONIC. This flag Packet Compress Done PCOMPD [PSR(0)], may be monitored by hub management software to check if the packet compression operation is enabled.

Figure 6-3 shows an example of a packet being transmitted over the management bus. The first section of the diagram (moving from left to right) shows a short preamble and SFD pattern. The second region contains the packet's address and the start of the data fields. During this time logic on the processor/SONIC card would determine if packet compression should be used on this packet. The PCOMP signal is asserted and packet transfer stops when the number of bytes transmitted equals the value defined in the decode register. Hence the MRXC signal is idle for the remainder of the packet's data and CRC fields. The final region shows the transfer of the RIC II's seven bytes of packet status.

The following pages describe these Hub Management registers which constitute the management status field.

Note that Packet Status Register 5 (PSR5) can be configured to remain identical in the RIC II as in the RIC, or PSR5 can be modified to include the RUNT and SAM (source address mismatch) information. PSR5 register bit allocation is determined by the value of bit D2, MPS (Modify Packet Status), in the Global Security Register. When the MPS bit is set, PSR5 register is modified. DataShe





DataSheet4U.com

www.DataSheet4U.com

	D6	D5	D4 D3	3 D2	0	D1	D0					
A5	A4	A3	A2 A	1 A0	PCC	MPD	resv					
Bit	Symbol					D	escriptio	n				
00	resv		VED FOR		SE: This b	it is curre	ently unde	fined management software should not				
D1	PCOMPD	PACKE		ESSION DO				s utilized, this bit informs the user that ugh to require compression.				
D(7:2)	A(5:0)		s Register.					r and is supplied when writing to the RIC II to distinguish between RIC IIs in a multi-RIC II				
PACKE	ET STATUS	REGISTER	1									
D			D4	D3	D2	D1	D0	l				
CRC	ER FAI	E COL	CLN	PA3	PA2	PA1	PA0					
Bit	Symbol		Description									
D(3:0)	PA(3:0)	PORT A	PORT ADDRESS: This field defines the port which is receiving the packet.									
04	CLN		CLEAN RECEIVE: This bit is asserted provided no collision activity occurs during repetition of the source and destination address fields, and the packet is of sufficient size to contain these fields.									
05	COL	COLLISI	ON: If a rec	eive or tran	smit collis	sion occu	irs during p	packet repetition the collision bit is asserted.				
06	FAE	FRAME ALIGNMENT ERROR: This bit is asserted if a Frame Alignment Error occurred in the reperpacket.										e Alignment Error occurred in the repeated
77	CRER	CRC ER	ROR: This I	oit is asserte	d if a CR	C Error o	ccurred in	the repeated packet.				
		This stat collision.	•	uld not be te			is asserte	ed since the error may be simply due to the				
					201000							
	ET STATUS					-						
D7	D6	D5	D4	D3	D2	D1	D0]				
SE	OWC	NSFD	PLER	ELBER	JAB	CBT9	CBT8]				
Bit	Symbol					De	escription	l				
ы	CT(9:8)	COLLISI	ON TIMER	BITS 9 AN	D 8: Thes	e two bit	s are the u	upper bits of the collision bit timer.				
	JAB		EVENT: Totect condi		ites that t	he receiv	ve packet v	was so long the repeater was forced to go into a				
D(1:0) D2		ELASTIC	CITY BUFF	ER ERROR	During t	he packe	t an Elasti	city Buffer under/overflow occurred.				
D(1:0)	ELBER	CARRIER ERROR EVENT: The packet suffered sufficient jitter/noise corruption to cause the phase lock loop decoder to loose lock.										
D(1:0) D2 D3	ELBER	loop dec						rame Delimiter. When this bit is set the Repeat his bit is not set the byte counter only counts				
D(1:0) D2		NON-SF Byte Cou		0								
D(1:0) D2 D3 D4	CRER	NON-SF Byte Cou post SFE	inter counts) bytes. (No	te)		•	ered an ou	t of window collision.				

6.0 Hub Management Support (Continued)

MODIFIED PACKET STATUS REGISTER 5 (MPS = 1 IN GSR REGISTER)

RIC II provides an option for a new Packet Status Register 5 (PSR5) field. On the seven bytes of management status field, PSR5 has been modified to indicate the source address mismatch information (SAM bit) for security purposes.

By using this option, the maximum received byte count changes to 2048 (2¹¹). As soon as the counter reaches this number, it will freeze, instead of rolling over and starting again on the reception of the next packet.

A RUNT bit has also been added to this register indicating whether the last packet received by a port was RUNT. (A packet is RUNT when its length is greater than or equal to Short Event and less than or equal to 64 bytes from SFD.) The other registers comprise the remainder of the collision timer register [PSR(3)], the Repeat Byte Count registers [PSR(4) and PSR(5)], and the Inter Frame Gap Counter "IFG" register [PSR(6)].

COLLISION BIT TIMER

The Collision Timer counts in bit times the time between the start of repetition of the packet and the detection of the packet's first collision. The Collision counter increments as the packet is repeated and freezes when a collision occurs. The value in the counter is only valid when the collision bit "COL" in [PSR(1)] is set.

REPEAT BYTE COUNTER

The Repeat Byte Counter is a 16-bit counter which can perform two functions. In cases where the transmitted packet possesses an SFD, the byte counter counts the number of received bytes after the SFD field. Alternatively, if no SFD is repeated, the counter reflects the length of the packet (counted in bytes) starting at the beginning of the preamble field. When performing the latter function, the counter is shortened to 7 bits when MPS = 0 in the GSR register. Thus, the maximum count value is 127 bytes. The counter is shortened to 11 bits when MPS = 1 in the GSR register. In this configuration, the maximum received byte count changes to 2048 bytes. The mode of counting is indicated by the "NSFD" bit in [PSR(2)]. In order to check if the received packet was genuinely a Non-SFD packet, the status of the COL bit should be checked. During collisions SFD fields may be lost or created, Management software should be robust to this kind of behavior.

INTER FRAME GAP (IFG) BIT TIMER

The IFG counter counts in bit times the period in between repeater transmissions. The IFG counter increments whenever the RIC II is not transmitting a packet. If the IFG is long, i.e., greater than 255 bits the counter sticks at this value. Thus an apparent count value of 255 should be interpreted as 255 or more bit times.

6.4 DESCRIPTION OF HARDWARE CONNECTION FOR MANAGEMENT INTERFACE

The RIC II has been designed so it may be connected to the Management bus directly or via external bus transceivers. The latter is advantageous in large repeaters. In this application the system backplane is often heavily loaded beyond the drive capabilities of the on-chip bus drivers.

The uni-directional nature of information transfer on the $\overline{\text{MCRS}}$, MRXD and MRXC signals, means a single open drain output pin is adequate for each of these signals. The Management Enable (MEN) RIC II output pin performs the function of a drive enable for an external bus transceiver if one is required.

In common with the Inter-RIC bus signals $\overline{\text{ACTN}}$, $\overline{\text{ANYXN}}$, $\overline{\text{COLN}}$ and $\overline{\text{IRE}}$ the $\overline{\text{MCRS}}$ active level asserted by the $\overline{\text{MCRS}}$ output is determined by the state of the BINV Mode $\overline{\text{Load}}$ configuration bit.

DataShe

MODIFIED PACKET STATUS REGISTER 5 (MPS = 1 IN GSR REGISTER)

				•	D2		,
res	res	res	SAM	RUNT	RBY10	RBY9	RBY8

Bit	R/W	Symbol	Description
D0	NA	RBY8	Eighth bit of receive byte count.
D1	NA	RBY9	Ninth bit of receive byte count.
D2	NA	RBY10	Tenth bit of receive byte count.
D3	NA	RUNT	RUNT: A packet whose length is less than or equal to 64 bytes from SFD and greater than or equal to SE length.
			0: Last packet received was not a runt. 1: Last packet received was a runt.
D4	NA	SAM	SOURCE ADDRESS MISMATCH:
			0: Source address match occurred for the last packet. 1: Source address mismatch occurred for the last packet.
D[7:5]	NA	res	RESERVED FOR FUTURE USE: Reads as a logic 0.

7.0 Port Block Functions

The RIC II has 13 port logic blocks (one for each network connection). In addition to the packet repetition operations already described, the port block performs two other functions:

- 1. the physical connection to the network segment (transceiver function).
- 2. it provides a means to protect the network from malfunctioning segments (segment partition).

Each port has its own status register. This register allows the user to determine the current status of the port and configure a number of port specific functions.

7.1 TRANSCEIVER FUNCTIONS

The RIC II may connect to network segments in three ways:

- 1. over AUI cable to transceiver boxes,
- 2. directly to board mounted transceivers,
- 3. to twisted pair cable via a simple interface.

The first method is only supported by RIC II port 1 (the AUI port). Options (2) and (3) are available on ports 2 to 13. The selection of the desired option is made at device initialization during the Mode Load operation. The Transceiver Bypass XBYPAS configuration bits are used to determine whether the ports will utilize the on-chip 10BASE-T transceivers, or bypass these in favor of external transceivers. Four possible combinations of port utilization are supported:

All ports (2 to 13) use the external Transceiver Interface.

Ports 2 to 5 use the external interface, 6 to 13 use the internal 10BASE-T transceivers.

Ports 2 to 7 use the external interface, 8 to 13 use the internal 10BASE-T transceivers.

All ports (2 to 13) use the internal 10BASE-T transceivers.

10BASE-T TRANSCEIVER OPERATION

The RIC II contains virtually all the digital and analog circuits Sheet required for connection to 10BASE-T network segments. The only additional active component is an external driver package. The connection for a RIC II port to a 10BASE-T segment is shown in *Figure 7-1*. The diagram shows the components required to connect one of the RIC II's ports to a 10BASE-T segment. The major components are the driver package, a member of the 74ACT family, and an integrated filter/choke network. 5

The operation of the 10BASE-T transceiver's logical functions may be modified by software control. The default mode of operation is for the transceivers to transmit and expect reception of link pulses. This may be modified if a logic one is written to the GDLNK bit of a port's status register. The port's transceiver will operate normally but will not transmit link pulses nor monitor their reception. Thus the entry to a link fail state and the associated modification of transceiver operation will not occur.

The on-chip 10BASE-T transceivers automatically detect and correct the polarity of the received data stream. This polarity detection scheme relies upon the polarity of the received link pulses and the end of packet waveform. Polarity detection and correction may be disabled under software control.

EXTERNAL TRANSCEIVER OPERATION

RIC II ports 2 to 13 may be connected to media other than twisted-pair by opting to bypass the on-chip transceivers. When using external transceivers the user must have the external transceivers perform collision detection and the

47

other functions associated with an IEEE 802.2 Media Access Unit. *Figure 7-2* shows the connection between a repeater port and a coaxial transceiver using the AUI type interface.


7.2 SEGMENT PARTITION


Each of the RIC II's ports has a dedicated state machine to perform the functions defined by the IEEE partition algorithm as shown in *Figure 7-9*. To allow users to customize this algorithm for different applications, a number of user selected options are available during device configuration at power up (the Mode Load cycle).

Five different options are provided:

- 1. Operation of the 13 partition state machines may be disabled via the disable partition DPART configuration bit (pin D6).
- The value of consecutive counts required to partition a segment (the CCLimit specification) may be set at either 31 or 63 consecutive collisions.
- 3. The use of the TW5 specification in the partition algorithm differentiates between collisions which occur early in a packet (before TW5 has elapsed) and those which occur late in the packet (after TW5 has elapsed). These late or "out of window" collisions can be regarded in the same manner as early collisions if the Out of Window Collision Enable \overrightarrow{OWCE} option is selected. This configuration bit is applied to the D4 pin during the Mode Load operation. The use of \overrightarrow{OWCE} delays until the end of the packet the operation of the state diagram branch marked (1) and enables the branch marked (2) in *Figure 7-3*.
- 4. The operation of the ports' state machines when reconnecting a segment may also be modified by the user. The Transmit Only TXONLY configuration bit allows the user to prevent segment reconnection unless the reconnecting packet is being sourced by the repeater. In this case the repeater is transmitting on to the segment, rather than the segment transmitting when the repeater is idle. The normal mode of reconnection does not differentiate between such packets. The TXONLY configuration bit is input on pin D5 during the Mode Load cycle. If this option is selected the operation of the state machine branch marked (3) in *Figure 7-3* is affected.
- 5. The RIC II may be configured to use an additional criterion for segment partition. This is referred to as loop back partition. If this operation is selected the partition state machine monitors the receive and collision inputs from a network segment to discover if they are active when the port is transmitting. Thus determining if the network transceiver is looping back the data pattern from the cable. A port may be partitioned if no data or collision signals are seen by the partition logic in the following window: 61 to 96 network bit times after the start of transmission; see data sheet Section 8 for details. A segment partitioned by this operation may be reconnected in the normal manner.

In addition to the autonomous operation of the partition state machines, the user may reset these state machines. This may be done individually to each port by writing a logic one to the PART bit in its status register. The port's partition state machine and associated counters are reset and the port is reconnected to the network. The reason why a port became partitioned may be discovered by the user by reading the port's status register.





7.0 Port Block Functions (Continued)

7.4 LOCAL PORTS AND INTER-RIC BUS EXPECTED ACTIVITY

The RIC II incorporates security options into the repeater. The configuration of the security features can be performed globally, or on a per port basis. Upon packet reception by the RIC II, depending on port configuration, the repeater will either: transmit the actual data intact to the port, or transmit pseudo random data to the port during the data field of the packet.

RIC II security features can be globally enabled/disabled during the MLOAD process, or via the RIC II Configuration Register bit GSE (global security enable). When GSE is set, the device will, for all ports, set the port SME (Security Mode), ESA (Source Address Security), EDA (Destination Address Security), LME (Learn Mode Enable) bits in the Port Security Configuration Register (PSCR).

Learning Mode for all the port CAMs can be globally enabled during the MLOAD process, or via the GLME (Global Learn Mode Enable) bit in the Global Security Register (GSR). When GLME is set, the device will, for all ports, set the LME (Learn Mode Enable) bit in the PSCR register.

In a multi RIC II repeater environment, each RIC II will get the packet intact over the Inter-RIC bus (except on source address mismatch occurrence when configured in the security mode). Each RIC II will transmit either the real data or pseudo random data to the port depending on the port configuration.

Rule of Thumb (See table on next page)

1. Security Mode Disabled

et4U.com

RIC II performs the same repeater operations as the RIC. The received data is transmitted to all ports, and on the Inter-RIC bus.

2. Security Mode Enabled

a. When a port's ESA=0,

1) and the port's EDA=0, then the repeater will repeat the data on the port, and the Inter-RIC bus.

2) and the port's EDA=1, then the repeater will repeat the data on destination address match. On a destination address mismatch, the repeater will transmit random data on that port. In both cases, the repeater will transmit data on the Inter-RIC bus.

b. When a port's ESA = 1,

- 1) and the port's EDA=0, then on a valid source address match, the repeater will repeat the data on that port, and on the Inter-RIC bus. If source address mismatch occurs, then the repeater will transmit random data to the port, and on the Inter-RIC bus.
- 2) and the port's EDA=1, then on a valid source and destination address match, the repeater will repeat the data on the port. If source address matches, but the destination address does not match, then the repeater will transmit random data to that port. In both of these cases, the repeater will repeat the data on the Inter-RIC bus. When source address mismatch occurs, then the repeater will transmit random data to the port and on the Inter-RIC bus.

The following table describes the type of data in the packet (actual data or pseudo random data) is transmitted out of the ports, and over the Inter-RIC bus. It is assumed that the repeater is powered up in security mode (GLME = 0).

For example, suppose the repeater is in security mode (SME=1), and configured to perform address comparison only on destination address (ESA=0 and EDA=1). If a packet is received whose destination address does not Date with that stored address in a designated CAM, then all the transmitting ports switch to random packet, while the data is transmitted intact over the Inter-RIC bus. The other cascaded repeaters will compare the packet's destination address with their own internal CAMs for proper decision

DataShe

making.

.5 LOCAL	PORTS AND II	NTER-RIC BUS	DATA FIELD CONT	ENTS		
SME	ESA	EDA	Source Address of Packet	Destination Address of Packet	Transmitting Ports	Inter-RIC Bus
0	х	х	х	x	Repeat	Repeat
		0	x	x	Repeat	Repeat
			Match	Match	Repeat	Repeat
	0		Match	Mismatch	Random	Repeat
		1	Mismatch	Match	Repeat	Repeat
1			Mismatch	Mismatch	Random	Repeat
			Match	Match	Repeat	Repeat
			Match	Mismatch	Repeat	Repeat
	1	0	Mismatch	x	Random	Random
			Match	Match	Repeat	Repeat
		1	Match	Mismatch	Random	Repeat
			Mismatch	x	Random	Random

Note: SME: Security Mode bit in the Port Security Configuration Register (PSCR). ESA: Source Address Security bit in the PSCR register.

EDA: Destination Address Security bit in the PSCR register.

8.0 RIC II Registers

RIC II REGISTER ADDRESS MAP

The RIC II's registers may be accessed by applying the required address to the five Register Address (RA(4:0)) input pins. Pin RA4 makes the selection between the upper and lower halves of the register array. The lower half of the register map consists of 16 registers: DataShe zero.

1 RIC II Real Time Status and Configuration register,

13 Port Real Time Status registers,

1 RIC II Configuration register,

1 Real Time Interrupt Status register.

These registers may be directly accessed at any time via the RA(4:0) pins, (RA4 = 0).

The upper half of the register map, (RA4 = 1), is organized as 15 pages of registers. These pages include registers for port security configuration (global and on a per port basis), event count registers, port CAM and shared CAM locations, CAM location mask registers, etc. See Memory Map and Register Description sections for details. Register access within these pages is performed using the RA(4:0) pins, (RA4 = 1). Page switching is performed by writing to the Page Selection bits (PSEL3,2,1, and 0). These bits are found in the Page Select Register, located at address 10 hex on each page of the upper half of the register array. At power on these bits default to 0 Hex, i.e., page zero.

On the RIC II the following registers have been added/modified from the RIC registers:

- 1. Page Select Register
- 2. ECIMR-2 register added to page (0)
- 3. GSR register added to page (0)
- 4. Upper and Lower EIR registers added to page (1)
- 5. Added all registers on pages (4)-(15)
- Modification Option for Management Packet Status Register 5 (PSR5) on the Management Bus.

		Register Address M	ар	
		Name	-	
Address	PAGE (0)	PAGE (1)	PAGE (2)	PAGE (3)
00H		RIC II Status and Co	nfiguration Register	
01H		Port 1 Statu	s Register	
02H		Port 2 Statu	s Register	
03H		Port 3 Statu	s Register	
04H		Port 4 Statu	s Register	
05H		Port 5 Statu	s Register	
06H		Port 6 Statu	s Register	
07H		Port 7 Statu	s Register	
08H		Port 8 Statu	s Register	
09H		Port 9 Statu	s Register	
0AH		Port 10 State	us Register	
0BH		Port 11 State	us Register	
0CH		Port 12 State	us Register	
0DH		Port 13 State	us Register	
0EH		RIC II Configura	ation Register	
0FH		Real Time Inte	rrupt Register	
10H		Page Selec	t Register	
11H	Device Type Register	Port 1 Event Record Register (ERR)	res	res
12H	Lower Event Count Mask Register (ECMR)	Port 2 ERR DataSh	Port 1 Lower Event	Port 8 Lower ECR
13H	Upper ECMR	Port 3 ERR	Port 1 Upper ECR	Port 8 Upper ECR
14H	Event Record Mask Register	Port 4 ERR	Port 2 Lower ECR	Port 9 Lower ECR
15H	ECIMR - 2	Port 5 ERR	Port 2 Upper ECR	Port 9 Upper ECR
16H	Management/Interrupt Configuration Register	Port 6 ERR	Port 3 Lower ECR	Port 10 Lower ECR
17H	RIC II Address Register	Port 7 ERR	Port 3 Upper ECR	Port 10 Upper ECR
18H	Packet Compress Decode Register	Port 8 ERR	Port 4 Lower ECR	Port 11 Lower ECR
19H	res	Port 9 ERR	Port 4 Upper ECR	Port 11 Upper ECR
1AH	res	Port 10 ERR	Port 5 Lower ECR	Port 12 Lower ECR
1BH	res	Port 11 ERR	Port 5 Upper ECR	Port 12 Upper ECR
1CH	res	Port 12 ERR	Port 6 Lower ECR	Port 13 Lower ECR
1DH	GSR	Port 13 ERR	Port 6 Upper ECR	Port 13 Upper ECR
1EH	res	Upper EIR	Port 7 Lower ECR	res
1FH	IFG Threshold Select	Lower EIR	Port 7 Upper ECR	res

DataSheet4U.com

Address 11H 12H 13H 14H 15H	PAGE (4) Port 1 ECR-2	Name	Register Address Map (Continued) Name									
11H 12H 13H 14H	Port 1 ECR-2	PAGE (5)	PAGE (6)	PAGE (8)								
13H 14H		Port 1 CAM 1	Port 5 PCPR	Port 9 PSCR								
14H	Port 2 ECR-2	Port 1 CAM 2	Port 5 CAM 1	Port 9 PCPR								
	Port 3 ECR-2	Port 2 PSCR	Port 5 CAM 2	Port 9 CAM 1								
15H	Port 4 ECR-2	Port 2 PCPR	Port 6 PSCR	Port 9 CAM 2								
	Port 5 ECR-2	Port 2 CAM 1	Port 6 PCPR	Port 10 PSCR								
16H	Port 6 ECR-2	Port 2 CAM 2	Port 6 CAM 1	Port 10 PCPR								
17H	Port 7 ECR-2	Port 3 PSCR	Port 6 CAM 2	Port 10 CAM 1								
18H	Port 8 ECR-2	Port 3 PCPR	Port 7 PSCR	Port 10 CAM 2								
19H	Port 9 ECR-2	Port 3 CAM 1	Port 7 PCPR	Port 11 PSCR								
1AH	Port 10 ECR-2	Port 3 CAM 2	Port 7 CAM 1	Port 11 PCPR								
1BH	Port 11 ECR-2	Port 4 PSCR	Port 7 CAM 2	Port 11 CAM 1								
1CH	Port 12 ECR-2	Port 4 PCPR	Port 8 PSCR	Port 11 CAM 2								
1DH	Port 13 ECR-2	Port 4 CAM 1	Port 8 PCPR	Port 12 PSCR								
1EH	Port 1 PSCR	Port 4 CAM 2	Port 8 CAM 1	Port 12 PCPR								
1FH	Port 1 PCPR	Port 5 PSCR	Port 8 CAM 2	Port 12 CAM 1								
		Name		1								
Address	PAGE (9)	PAGE (10)	PAGE (11)	PAGE (12)								
11H	Port 12 CAM 2	SCAM Lo 3	SCAM Lo 8	SCAM Lo 13								
	Port 12 CAM 2 Port 13 PSCR	CLMR Lo Loc 3	CLMR Lo Loc 8	SCAM Lo 13 CLMR Lo Loc 13								
11H												
11H 12H	Port 13 PSCR	CLMR Lo Loc 3	CLMR Lo Loc 8	CLMR Lo Loc 13								
11H 12H 13H	Port 13 PSCR Port 13 PCPR	CLMR Lo Loc 3 CLMR Hi Loc 3et4U	CLMR Lo Loc 8 .COMCLMR Hi Loc 8	CLMR Lo Loc 13 CLMR Hi Loc 13								
11H 12H 13H 14H	Port 13 PSCR Port 13 PCPR Port 13 CAM 1	CLMR Lo Loc 3 CLMR HI Loc 3et4U SCAM Lo 4	CLMR Lo Loc 8 COMCLMR Hi Loc 8 SCAM Lo 9	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14								
11H 12H 13H 14H 15H	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2	CLMR Lo Loc 3 CLMR Hi Loc 3 CLMR Lo 2 CLMR Lo 4 CLMR Lo Loc 4	CLMR Lo Loc 8 .COTTCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14								
11H 12H 13H 14H 15H 16H	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1	CLMR Lo Loc 3 CLMR Hi Loc 3 et 4 U SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4	CLMR Lo Loc 8 .COTCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14 SCAM Lo 15								
11H 12H 13H 14H 15H 16H 17H	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1 SCVR 2	CLMR Lo Loc 3 CLMR Hi Loc 3 2014 U SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4 SCAM Lo 5	CLMR Lo Loc 8 COMCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9 SCAM Lo 10	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14 SCAM Lo 15 CLMR Lo Loc 15								
11H 12H 13H 14H 15H 16H 17H 18H	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1 SCVR 2 SCVR 3	CLMR Lo Loc 3 CLMR Hi Loc 3 2 4 U SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4 SCAM Lo 5 CLMR Lo Loc 5	CLMR Lo Loc 8 COMCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9 SCAM Lo 10 CLMR Lo Loc 10	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14								
11H 12H 13H 14H 15H 16H 17H 18H 19H	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1 SCVR 2 SCVR 3 SCVR 4	CLMR Lo Loc 3 CLMR Hi Loc 3 et 4 U SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4 SCAM Lo 5 CLMR Lo Loc 5 CLMR Hi Loc 5	CLMR Lo Loc 8 .COTCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9 SCAM Lo 10 CLMR Lo Loc 10 CLMR Hi Loc 10	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14 SCAM Lo 15 CLMR Lo Loc 15 CLMR Lo Loc 15								
11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1 SCVR 2 SCVR 3 SCVR 4 SCAM Lo 1	CLMR Lo Loc 3 CLMR Hi Loc 3 (4 U SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4 SCAM Lo 5 CLMR Lo Loc 5 CLMR Hi Loc 5 SCAM Lo 6	CLMR Lo Loc 8 .COTCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9 SCAM Lo 10 CLMR Lo Loc 10 CLMR Hi Loc 10 SCAM Lo 11	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14 SCAM Lo 15 CLMR Lo Loc 15 CLMR Hi Loc 15 SCAM Lo 16 CLMR Lo Loc 16								
11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1 SCVR 2 SCVR 3 SCVR 4 SCAM Lo 1 CLMR Lo Loc 1	CLMR Lo Loc 3 CLMR Hi Loc 3 et 4 SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4 SCAM Lo 5 CLMR Lo Loc 5 CLMR Hi Loc 5 SCAM Lo 6 CLMR Lo Loc 6	CLMR Lo Loc 8 .COTCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9 SCAM Lo 10 CLMR Lo Loc 10 CLMR Hi Loc 10 SCAM Lo 11 CLMR Lo Loc 11	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14 SCAM Lo 15 CLMR Lo Loc 15 CLMR Hi Loc 15 SCAM Lo 16 CLMR Lo Loc 16								
11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH	Port 13 PSCR Port 13 PCPR Port 13 CAM 1 Port 13 CAM 2 SCVR 1 SCVR 2 SCVR 3 SCVR 4 SCAM Lo 1 CLMR Lo Loc 1 CLMR Hi Loc 1	CLMR Lo Loc 3 CLMR Hi Loc 3 et 4 U SCAM Lo 4 CLMR Lo Loc 4 CLMR Hi Loc 4 SCAM Lo 5 CLMR Lo Loc 5 CLMR Hi Loc 5 SCAM Lo 6 CLMR Lo Loc 6 CLMR Hi Loc 6	CLMR Lo Loc 8 .COTCLMR Hi Loc 8 SCAM Lo 9 CLMR Lo Loc 9 CLMR Hi Loc 9 SCAM Lo 10 CLMR Lo Loc 10 CLMR Hi Loc 10 SCAM Lo 11 CLMR Lo Loc 11 CLMR Hi Loc 11	CLMR Lo Loc 13 CLMR Hi Loc 13 SCAM Lo 14 CLMR Lo Loc 14 CLMR Hi Loc 14 SCAM Lo 15 CLMR Lo Loc 15 CLMR Hi Loc 15 SCAM Lo 16 CLMR Lo Loc 16 CLMR Hi Loc 16								

53

Register Address Map (Continued)								
		Name	1					
Address	PAGE (13)	PAGE (14)	PAGE (15)					
11H	SCAM Lo 18	SCAM Lo 23	SCAM Lo 28					
12H	CLMR Lo Loc 18	CLMR Lo Loc 23	CLMR Lo Loc 28					
13H	CLMR Hi Loc 18	CLMR Hi Loc 23	CLMR Hi Loc 28					
14H	SCAM Lo 19	SCAM Lo 24	SCAM Lo 29					
15H	CLMR Lo Loc 19	CLMR Lo Loc 24	CLMR Lo Loc 29					
16H	CLMR Hi Loc 19	CLMR Hi Loc 24	CLMR Hi Loc 20					
17H	SCAM Lo 20	SCAM Lo 25	SCAM Lo 30					
18H	CLMR Lo Loc 20	CLMR Lo Loc 25	CLMR Lo Loc 30					
19H	CLMR Hi Loc 20	CLMR Hi Loc 25	CLMR Hi Loc 30					
1AH	SCAM Lo 21	SCAM Lo 26	SCAM Lo 31					
1BH	CLMR Lo Loc 21	CLMR Lo Loc 26	CLMR Lo Loc 31					
1CH	CLMR Hi Loc 21	CLMR Hi Loc 26	CLMR Hi Loc 31					
1DH	SCAM Lo 22	SCAM Lo 27	SCAM Lo 32					
1EH	CLMR Lo Loc 22	CLMR Lo Loc 27	CLMR Lo Loc 32					
1FH	CLMR Hi Loc 22	CLMR Hi Loc 27	CLMR Hi Loc 32					

et4U.com

DataSheet4U.com

54

www.DataSheet4U.com

		R	egister Array	y Bit I	Map Addres	sses 00H to 1	он		
Address (Hex)	D7	D6	D5		D4	D3	D2	D1	D0
00	BINV	BYPAS2	BYPAS	1	APART	JAB	AREC	ACOL	resv
01 to 0D	DISPT	SQL	PTYPE	1	PTYPE0	PART	REC	COL	GDLN
0E	MINMAX	DPART	TXONL	Y	OWCE	LPPAR	CCLIM	TW2	GSE
0F	IVCTR3	IVCTR2	IVCTR	1	IVCTR0	ISRC3	ISRC2	ISRC1	ISRC0
10	FC	HC	LC		FF	PSEL3	PSEL2	PSEL1	PSELO
		Regist	er Array Bit	Мар	Addresses	11H to 1FH F	age (0)		
Address (Hex)	D7	D6	D5		D4	D3	D2	D1	D0
11	1	0	0		0	0	0	х	х
12	BDLNKC	PARTC	RECC		SEC	NSFDC	PLERC	ELBERC	JABC
13	resv	resv	OWCC	R۶	COLC	TXCOLC resv		FWF	ROR
14	BDLNKE	PARTE	OWCE		SEE NSFDE		PLERE	ELBERE	JABE
15	res	ISAM	FWF-2	R	IOR-2	OWCC-2	PARTC-2	FAEC	FCSC
16	IFC	IHC	ILC		IFF	IREC	ICOL	IPART	MIFCON
17	A5	A4	A3		A2	A1	A0	resv	resv
18	PCD7	PCD6	PCD5	F	PCD4	PCD3	PCD2	PCD1	PCD0
1D	res	GLME	res	I	DSM	res	MPS	GRP	SAC
1F	IFGT7	IFGT6	IFGT5	- 11	FGT4	IFGT3	IFGT2	IFGT1	IFGT0
		Regist	er Array Bit	Мар	Addresses	11H to 1FH F	age (1)		
Address (Hex)	D7	D6	D5	Data	D4	D3	D2	D1	D0
11 to 1D	BDLNK	PART	owo	;	SE	NSFD	PLER	ELBER	JAB
1E	ER8	ER7	ER6		ER5	ER4	ER3	ER2	ER1
1F	DLU	res	res		ER13	ER12	ER11	ER10	ER9
		Register A	rray Bit Map	Addı	resses 11H	to 1FH Page	s (2) and (3)		
Address (Hex)	D7	D6	D5		D4	D3	D2	D1	D0
11	_	_	_			_	_		_
Even Locations	EC7	EC6	EC	5	EC4	EC3	EC2	EC1	EC0
Odd Locations	EC15	EC14	EC1	3	EC12	EC11	EC10	EC9	EC8

		Registe	er Array Bit Ma	ap Addresses	11H to 1FH Pa	ige (4)		
Address (Hex)	D7	D6	D5	D4	D3	D2	D1	D0
11 to 1D	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
1E	res	EDA	ESA	SAM	MCE	BCE	SME	LME
1F	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
		Registe	er Array Bit Ma	ap Addresses	11H to 1FH Pa	iqe (5)		
Address (Hex)	D7	D6	D5	D4	D3	D2	D1	D0
11, 12	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
13	res	EDA	ESA	SAM	MCE	BCE	SME	LME
14	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
15, 16	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
17	res	EDA	ESA	SAM	MCE	BCE	SME	LME
18	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
19, 1A	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
1B	res	EDA	ESA	SAM	MCE	BCE	SME	LME
1C	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
1D, 1E	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
1F	res	EDA	ESA	SAM	MCE	BCE	SME	LME
		Pogist	er Array Bit Ma	Datas)////		
Address		_						
(Hex)	D7	D6	D5	D4	D3	D2	D1	D0
11	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
12, 13	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
14	res	EDA	ESA	SAM	MCE	BCE	SME	LME
15	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
16, 17	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
18	res	EDA	ESA	SAM	MCE	BCE	SME	LME
19	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
1A, 1B	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0
1C	res	EDA	ESA	SAM	MCE	BCE	SME	LME
1D	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0
1E, 1F	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAMx D0

Address	D7	D6	D5	ap Addresses D4	D3	D2	D1	D0
(Hex)			FCA	CAM	MOE	DOF	CME	
11	res	EDA	ESA	SAM	MCE	BCE	SME	LME
12	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTRO
13, 14	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAM
15	res	EDA	ESA	SAM	MCE	BCE	SME	LME
16	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTRO
17, 18	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAM D0
19	res	EDA	ESA	SAM	MCE	BCE	SME	LME
1A	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTRO
1B, 1C	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAM D0
1D	res	EDA	ESA	SAM	MCE	BCE	SME	LME
1E	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTRO
1F	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAM D0
(Hex)	D7	D6	D5	D4	D3	D2	D1	D0
11	PCAMx D7	PCAMx D6	PCAMx D5 Da	PCAMx ataShR4et41	PCAMx	PCAMx D2	PCAMx D1	PCAM D0
12	res	EDA	ESA	SAM	MCE	BCE	SME	LME
13	ADV	PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTRO
14, 15	PCAMx D7	PCAMx D6	PCAMx D5	PCAMx D4	PCAMx D3	PCAMx D2	PCAMx D1	PCAM D0
16	ADV8	ADV7	ADV6	ADV5	ADV4	ADV3	ADV2	ADV1
17	ADV16	ADV15	ADV14	ADV13	ADV12	ADV11	ADV10	ADVS
18	ADV24	ADV23	ADV22	ADV21	ADV20	ADV19	ADV18	ADV1
19	ADV32	ADV31	ADV30	ADV29	ADV28	ADV27	ADV26	ADV2
1A	SCAMx	SCAMx	SCAMx	SCAMx	SCAMx	SCAMx	SCAMx	SCAM
	D7	D6	D5	D4	D3	D2	D1	D0
1B	P8	P7	P6	P5	P4	P3	P2	P1
1C	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9
1D	SCAMx D7	SCAMx D6	SCAMx D5	SCAMx D4	SCAMx D3	SCAMx D2	SCAMx D1	SCAM
1E	 P8	P7	P6	P5	P4	P3	P2	P1
	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9
1F								

	Regi	ster Array Bit	Map Addresse	es 11H to 1FH	Pages (AH, BH	I, CH, DH, EH,	FH)	
Address (Hex)	D7	D6	D5	D4	D3	D2	D1	D0
11	SCAMx D7	SCAMx D6	SCAMx D5	SCAMx D4	SCAMx D3	SCAMx D2	SCAMx D1	SCAMx D0
12	P8	P7	P6	P5	P4	P3	P2	P1
13	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9
14	SCAMx D7	SCAMx D6	SCAMx D5	SCAMx D4	SCAMx D3	SCAMx D2	SCAMx D1	SCAMx D0
15	P8	P7	P6	P5	P4	P3	P2	P1
16	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9
17	SCAMx D7	SCAMx D6	SCAMx D5	SCAMx D4	SCAMx D3	SCAMx D2	SCAMx D1	SCAMx D0
18	P8	P7	P6	P5	P4	P3	P2	P1
19	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9
1A	SCAMx D7	SCAMx D6	SCAMx D5	SCAMx D4	SCAMx D3	SCAMx D2	SCAMx D1	SCAMx D0
1B	P8	P7	P6	P5	P4	P3	P2	P1
1C	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9
1D	SCAMx D7	SCAMx D6	SCAMx D5	SCAMx D4	SCAMx D3	SCAMx D2	SCAMx D1	SCAMx D0
1E	P8	P7	P6	P5	P4	P3	P2	P1
1F	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9

et4U.com

_	7	D6	D5	D4	D3	D2	employed	D0	
BI	NV B	YPAS2	BYPAS1	APART	JAB	AREC	ACOL	resv	
		I							1
Bit	R/W	Symbo	a l				0	Descript	tion
D0	R	resv	RESE	RVED FOR	FUTUF	RE USE: R	eads as a	logic 1.	
D1	R	ACOL		COLLISION					
				ollision is oo collisions.	curring	at one or I	more of th	e RIC II'	s ports.
D2	R	AREC		RECEIVE:					
UZ	п	AREC			ll's por	ts is the cu	Irrent pack	ket or co	Ilision receiver.
			1: No	packet or c	ollision i	eception v	vithin this	RIC II.	
D3	R	JAB	JABB	ER PROTE	CT:				
								ect state	e by one of its ports or by another port on the
				RIC bus (Mu jabber prote		•	,		
D4	R	APART	ANY		:				
Î			0: One	e or more po	orts are	partitioned	ł.		
				ports are pa	artitione	d.			
D5 D6	R R	BYPAS BYPAS				•			e., their use if the internal 10BASE-T
00				eivers or th		•	,		
D 7	R	BINV		gement bus	•			er the In	ter-RIC signals: IRE, ACTN, ANYXN, COLN and
D7					orginari	none are			
D7			0: Act	ive high.					

et4U.com

D7	D6	D5	D4	D3	D2	D1	D0	
DISP	T SQL	PTYPE1	PTYPE0	PART	REC	COL	GDLNK]
Bit	R/W	Symbol					Descri	ption
D0	R₩	GDLNK	GOOD LIN 0: Link puls 1: Link puls	es are beir	-		-	ogic. (Note 1)
D1	R	COL	COLLISIO 0: A collisio 1: No collis	n is happe	-		-	the current packet. acket.
D2	R	REC	current pac	ket.				e of packet or collision information for the g the current packet.
D3	R/W	PART	PARTITION Writing a lo Writing a ze 0: This port 1: This port	gic one to ero to this b is partition	it has no ed.	-	jment reco	nnection and partition state machine reset.
D(5,4)	R	PTYPE0 PTYPE1	PARTITION PARTITION The partition	N TYPE 1	provide	informat	on specifyi	ing why the port is partitioned.
			PTYPE1	PTYPE0				Information
			0	0	Con	secutive	collision lin	nit reached.
		_	0	1	Exce	essive lei	ngth of colli	ision limit reached.
			1	0	Failu	ire to see	data loopl	back from transceiver in monitored window.
		-	1	1	Proc	essor fo	rced reconi	nection.
D6	R/W	SQL	SQUELCH 0: Port ope 1: Port ope	rates with r	normal IE	EEE rece	-	
D7	R/W	DISPT	DISABLE F 0: Port ope 1: All port a	rates as de			operations	S.
not select Note 2: 1 Note 3 (f	ted or if por This bit has or RIC II or	t 1 (AUI port) is no effect when e	read, then this b external transcei	bit is undefine ver is selecte	d. d.			tion of link pulses. If the internal 10BASE-T transceivers are

0 R GSE GLOBAL SECURITY ENABLE: 0: RIC II operates in security mode with Learning Mode enabled by default for all ports. 1: RIC II operates in non-security mode. 11 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. Other Security Collision Limit: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. 13 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. 14 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. 15 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment fulfills the requirements of the segment reconnection algorithm. 1: A segment fulfills the requirements of the segment reconnection algorithm. 1: A segment fulfills the requirements of the segment reconnection algorithm. 1: A segment fulfills the requirements of the segment reconnection algorithm. 1: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. 77 R MINIMAX MINIMAXMUM DISPLAY MODE: 0: LED display set in minimum displa	it R/W Symbol Description 00 R GSE GLOBAL SECURITY ENABLE: 0: RIC II operates in security mode with Learning Mode enabled by default for all ports. 1: RIC II operates in non-security mode. 11 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. 12 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 13 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. 14 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. 15 R TXONLY OLI Y RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfil		D7	D6	D5	D4	D3	D2	D1	D0	
OD R GSE GLOBAL SECURITY ENABLE: 0: RIC II operates in security mode with Learning Mode enabled by default for all ports. 1: RIC II operates in non-security mode. D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 3 bits. 1: TW2 set at 3 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled.	D0 R GSE GLOBAL SECURITY ENABLE: 0: RIC II operates in security mode with Learning Mode enabled by default for all ports. 1: RIC II operates in non-security mode. D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. Dit TW2 set at 5 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packe	МІ	NMAX	DPART	TXONLY	OWCE	LPPART	CCLIM	TW2	GSE]
D0 R GSE GLOBAL SECURITY ENABLE: 0: RIC II operates in security mode with Learning Mode enabled by default for all ports. 1: RIC II operates in non-security mode. D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. O: TW2 set at 5 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MI	D0 R GSE GLOBAL SECURITY ENABLE: 0: RIC II operates in security mode with Learning Mode enabled by default for all ports. 1: RIC II operates in non-security mode. D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment teconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX <	Bit	R/W	Symbo						escrin	tion
1: RIC II operates in non-security mode. D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	1: RIC II operates in non-security mode. D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip a	D0		-		BAL SECU		BLE:	-	resemp	
D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 11 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D1 R TW2 CARRIER RECOVERY TIME: 0: TW2 set at 5 bits. 1: TW2 set at 3 bits. D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R									ning Moo	de enabled by default for all ports.
Image: Note of the segment requirements of the segment reconnection algorithm.Image: Note of the segment requirements of the segment requirements of the segment requirements of the segment requirements of the segment requirements.D7RDPARTDPARTD3RLOPBACK PARTITION: 0. Partitioning upon lack of loopback from transceivers is enabled. 1. Partitioning upon lack of loopback from transceivers is disabled.D4ROWCEOUT OF WINDOW COLLISION ENABLE: 0. OUT OF WINDOW COLLISION ENABLE: 0. OUT of window collisions are treated as in window collisions by the segment partition state machines. 1. Out of window collisions are treated as out of window collisions by the segment partition state machines.D5RTXONLYONLY RECONNECT UPON SEGMENT TRANSMISSION: 0. A segment will only be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1. A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm.D6RDPARTDISABLE PARTITION: 0. Partitioning of ports by on-chip algorithms is prevented. 1. Partitioning of ports by on-chip algorithms is enabled.D7RMINMAXMINIMUM/MAXIMUM DISPLAY MODE: 0. LED display set in minimum display mode.	Image: Construct of the segment reconnection algorithm.Image: Construct of the segment reconnection algorithm.D2RCCLIMCONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions.D3RLPPARTLOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled.D4ROWCEOUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines.D5RTXONLYONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm.D6RDPARTDISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled.D7RMINMAXMINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D1	R	TW2							
D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment go ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D2 R CCLIM CONSECUTIVE COLLISION LIMIT: 0: Consecutive collision limit set at 63 collisions. 1: Consecutive collision limit set at 31 collisions. D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.										
Image: Construction of the segment fulfills the requirements of the segment reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm.Image: Construction of the segment reconnection algorithm.D4RDPARTONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm.Description of the segment reconnected to the network is a packet transmitted by the RIC II onto the segment fulfills the requirements of the segment reconnection algorithm.D6RDPARTDISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled.D7RMINMAXMINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	Image: Construct of the segment function of the segment functi	D2	R		-			N LIMIT:			
D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D3 R LPPART LOOPBACK PARTITION: 0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.										
Def R O: Partitioning upon lack of loopback from transceivers is enabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto th segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	0: Partitioning upon lack of loopback from transceivers is enabled. 1: Partitioning upon lack of loopback from transceivers is disabled. D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D3	R	LPPAR				יי אבי מו או	CONISIO	113.	
D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto the segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D4 R OWCE OUT OF WINDOW COLLISION ENABLE: 0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. 1: A segment sof the segment reconnection algorithm. 1: A segment sof the segment reconnection algorithm. 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.				0: Par	titioning u	pon lack of l	•			
Discrete Discre Dis Discrete Discre	0: Out of window collisions are treated as in window collisions by the segment partition state machines. 1: Out of window collisions are treated as out of window collisions by the segment partition state machines. D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE:	D4	R	OWCE				· ·		Isceive	rs is disabled.
Markan Barkan Andrew Schwarzschlub and Schwarzschlub	MINMAX				0: Out	of window				vindow o	collisions by the segment partition state
D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto the segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D5 R TXONLY ONLY RECONNECT UPON SEGMENT TRANSMISSION: 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.						v collisions a	are treate	d as out	of wind	ow collisions by the segment partition state
bit 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto the segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	bit 0: A segment will only be reconnected to the network if a packet transmitted by the RIC II onto that segment fulfills the requirements of the segment reconnection algorithm. 1: A segment will be reconnected to the network by any packet on the network which fulfills the requirements of the segment reconnection algorithm. D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.										
D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D6 R DPART DISABLE PARTITION: 0: Partitioning of ports by on-chip algorithms is prevented. 1: Partitioning of ports by on-chip algorithms is enabled. D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D5	н	TXONL	0: A segme	egment wi ent fulfills	ill only be re the requiren	connecte nents of th	d to the ne segm	network ent reco	if a packet transmitted by the RIC II onto that onnection algorithm.
D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.	D7 R MINMAX MINIMUM/MAXIMUM DISPLAY MODE: 0: LED display set in minimum display mode.							nt reconne	ection al	gorithm	
0: LED display set in minimum display mode.	0: LED display set in minimum display mode.	D6	К	DPARI	0: Par	titioning o	f ports by or				
		D7	R	MINMA							
T. LED display set in maximum display mode.											

REAL	TIME INT	ERRUPT REC	GISTER (A	DDRESS	OFH)			
interrup may be	ots which displayed	have not bee	n serviced priority scl	before the heme is im	e following plemente	g packet is d. A read	transmitt	e on a packet by packet basis. Any remainin ted are cleared. Since multiple interrupt source te RTI gives the interrupt source and an addres
	•	•	•				vs (in sec	ure mode only):
1. Sou	rce Addro	ess Mismatc	h (added f	eature to	the RIC	II which i	s not pre	esent in the RIC),
2. The	receive s	ource of netw	ork activity	/ (Port N),			•	
3. The	first RIC I	I port showin	g collision,					
4. A po	rt partitio	ned or reconr	nected.					
ports h as it po	ave equal olls conse	l priority in dis cutively arour	playing pa nd the port	rtition/rec s.	onnection	informatio	on. This d	e partitioned or alternatively reconnected. Th ata is derived from the ports by the RTI registe e the RTI returns a no valid interrupt status.
D7	Ď		D4	D3	D2	D1	D0	
IVOIT							13600	
Bit	R/W	Symbol					Desc	cription
D(3:0)	R	ISCR(3:0)	INTER	RUPT SO	URCE: Th	iese four b	its indicat	e the reason why the interrupt was generated.
D(7:4)	R	IVCTR(3:0)	INTER		CTOR: Th	is field de	fines the p	port address responsible for generating the
source source	s has a d may be ked event	edicated bit in directly decor	n this field. ded. Assoc	If a read	to the RT the sour	I produces ce of the	s a low log interrupt	D0 pins. Essentially each of the three interrup gic level on one of these bits then the interrup is the port where the event is occurring. If n nen an all ones pattern is driven by the RIC ont
D7	D6	D5	D4	D3	D2	D1	D0	Comments
PA3	PA2	PA1	PA0	1	1	Data	Sheet4	U Source Address Mismatch PA(3:0) = Port Address for the Mismatc
								First Collision
PA3	PA2	PA1	PA0	1	1	0	1	PA(3:0) = Collision Port Address

PA(3:0) = Receive Port Address Partition Reconnection

PA(3:0) = Partition Port Address

No Valid Interrupt

et4U.com

PA3

1

PA2

1

PA1

1

PA0

1

0

1

1

1

1

1

1

1

	SELECT						5 10H)								
	age Selec Iables swi	-					ages									
	ovides sta				-		-		pts							
D7	D6	D5	D4	D3		D2		D1		D0						
FC	HC	LC	FF	PSE	_3	PSEL2	2	PSEL1		PSEL0]					
Bit	R/W	Sym	bol							Descr	iption					
D(3:0)	R/W	PSEL								e bits indi	cate the c	-	/ selec	cted Up	oper Re	egister A
D4	R	FI	=	-	-						page swap ked event		ina lat	ches h	as hoo	n set
D5	R	L									ent counte		-			
D6	R	н	0							-	ent counte					
D7	R	F	2							-	event cou					
This re		y be use	ed to di	istinguish	differer	nt revis	ions				e value D ter have r					
D7	D6	5	D5	D4	D3		D2	D1		D0						
											_					
1	0		0	0	0		0 Data	x aShee	t4l	x J.com]					
1	0		0	0	0		-		t41]					
1	0		0	0	0		-		t41]					
1	0		0	0	0		-		t41]					
1	0		0	0	0		-		t41							
1	0		0	0	0		-		t41							
1	0		0	0	0		-		t41							
1	0		0	0	0		-		t41							

et4U.com

0	07	D6 [D5 D4 D3 D2 D1 D0
BDL	NKC	PARTC RE	ECC SEC NSFDC PLERC ELBERC JABC
Bit	R/W	Symbol	Description
00	R/W	JABC	JABBER COUNT ENABLE: Enables recording of Jabber Protect events.
D1	R/W	ELBERC	ELASTICITY BUFFER ERROR COUNT ENABLE: Enables recording of Elasticity Buffer Error events.
D2	R/W	PLERC	PHASE LOCK ERROR COUNT ENABLE: Enables recording of Carrier Error events.
53	R/W	NSFDC	NON-SFD COUNT ENABLE: Enables recording of Non-SFD packet events.
D4	R/W	SEC	SHORT EVENT COUNT ENABLE: Enables recording of Short events.
D5	R/W	RECC	RECEIVE COUNT ENABLE: Enables recording of Packet Receive (Port N status) events that do not suffer collisions.
D6	R/W	PARTC	PARTITION COUNT ENABLE: Enables recording of Partition events.
7	R/W	BDLNKC	BAD LINK COUNT ENABLE: Enables recording of Bad Link events.
Bit D0	R/1		Description RESET ON READ: This bit selects the action a read operation has upon a port's event counter: 0: No effect upon register contents.
D1		W FWF	1: The counter register is reset. DataSheet4U.com FREEZE WHEN FULL: This bit controls the freezing of the Event Count registers when the
			counter is full (FFF Hex).
D2	R		RESERVED FOR FUTURE USE: This bit should be written with a low logic level.
D3	R/\		
D4	R/\		
D5	R/\	w owco	C OUT OF WINDOW COLLISION COUNT ENABLE: Enables recording of out of window collision events only.
D(7: 6)) R	resv	RESERVED FOR FUTURE USE: These bits should be written with a low logic level.
			dow collision occurs. The OWCC bit alone should be set if only out of window collision are to be counted.

	ENT RECO		REGIST	ER (P	AGE 0H A	DDRESS 1	4H)					
	D7	D6	D5	D4	D3	D2	D1	D0	_			
B	DLNKE	PARTE	OWCE	SEE	NSFDE	PLERE	ELBERE	JABE				
Bit	R/W	Symbol						Descrip	tion			
D0	R/W	JABE	JABE	BER EI	NABLE: E	nables reco	ording of Ja	bber Pro	tect ever	ts.		
D1	R/W	ELBERE	ELAS	этісіт	Y BUFFE	R ERROR I	ENABLE: E	nables r	ecording	of Elasticity E	Buffer Error events	
D2	R/W	PLERE	PHAS	SE LO	CK ERRO	R ENABLE	: Enables r	ecording	of Carrie	r Error events	6.	
D3	R/W	NSFDE	NON	-SFD E	ENABLE: E	Enables rec	ording of N	lon-SFD	packet e	vents.		
D4	R/W	SEE	SHO	RTEV	ENT ENA	BLE: Enabl	es recordin	g of Sho	rt Events			
D5	R/W	OWCE		OF WI		OLLISION	COUNT EN	IABLE:	Enables r	ecording of O	ut of Window Colli	sion
D6	R/W	PARTE	PAR			Enables r	ecording of	f Partitio	n events.			
D7	R/W	BDLNKE	BAD	LINK	ENABLE:	Enables re	cording of E	Bad Link	Events.			
	bits in th	is register	effect the		Event Cou	nt Register		on Pag		15H) esses 11H to	o 1DH.	
		D5	D4		D3	D2	D1	D0	٦			
re	s ISAN	1 FWF-2	ROR-	2 0	WCC-2	PARTC-2	FAEC	FCSC				
Bit	R/W	Symbol										
								Descrip	otion			
D0	R/W	FCSC	FRA chec 0: Di	k sequ sable t	uence erro the frame o	r. check sequ	DUNT ENA ence count	. BLE: Th		bles counting	the packets with f	rame
D0 D1	R/W	-	FRA chec 0: Di 1: Er FRA align 0: Di	k sequ sable t nable ti ME AL ment e sable t	uence erro the frame o he frame c LIGNMEN error. the frame a	r. check sequ heck seque	ence count ence count. COUNT EN	BLE: Th	is bit ena		the packets with f	
		FCSC	FRA chec 0: Di 1: Er FRA align 0: Di 1: Er 2: PAR 0: Di	k sequ sable t mable th ME AL ment e sable t nable th TITIO sable t	uence erro the frame o he frame o LIGNMEN error. the frame a he frame a	r. check sequ r ERROR (alignment e lignment er ENABLE: ⁻ n count.	ence count ence count. COUNT EN rror count. rror count.	BLE: Th	is bit ena his bit en		g the packets with	
D1	R/W	FCSC	FRA checc 0: Di 1: Er FRA align 0: Di 1: Er 2: PAR 0: Di 1: Er 2: OUT collis 0: Di	k sequ sable t mable th ME AL ment e sable th TITIO sable th mable th TITIO sable th able th TITIO sable th able th TITIO	Lence erro the frame of he frame of error. the frame a he frame a N COUNT the partition he partition NDOW C vents. the out of v	r. check seque f ERROR C alignment en lignment en ENABLE: n count. n count. OLLISION	ence count ence count. rror count. This bit ena COUNT EN ision count	BLE: The second	is bit ena his bit en ording of	ables countin	g the packets with	frame
D1 D2	R/W R/W	FCSC FAEC PARTC-2	FRA checc 0: Di 1: Er FRA align 0: Di 1: Er 2: PAR 0: Di 1: Er collis 0: Di 1: Er collis 0: Di 1: Er	k sequ sable t ME AL ME AL ME AL ME AL Sable t AL Sable t TITIO Sable t OF W Sable t OF W Sable t ET ON Iter. Sable t	tence erro the frame of he frame of LIGNMENT error. the frame a he frame a he frame a he partition the partition fundow C rents. the out of w he out of w he out of w he out of w he out of w	r. check sequ f ERROR (alignment e lignment e ENABLE: n count. n count. OLLISION vindow coll vindow coll nis bit enab ding the reg	ence count COUNT EN rror count. This bit ena COUNT EN ision count sion count.	BLE: Th ABLE: T 	is bit ena his bit en ording of This bit e ster to re	ables countin partition ever nables counti set upon read	g the packets with	frame
D1 D2 D3	R/W R/W R/W	FCSC FAEC PARTC-2 OWCC-2	FRA checc 0: Di 1: Er FRA align 0: Di 1: Er 0: Di 1: Er 0: Di 1: Er collis 0: Di 1: Er RES courn 0: No 1: Tr FRE is ful 0: No	k sequ, sable ti ME AL ment e sable ti TITIO sable ti OF W sion ev sable ti ET ON ter. o effec cour EZE W I (FF H o effec	uence erro the frame of he frame of IGNMENT error. the frame a N COUNT the partition the partition N COUNT the partition N COUNT the partition N COUNT the partition the partition the out of w he out of w I READ: The t upon rea inter register /HEN FUL lex). t on the ev	r. check seque FERROR C alignment en ENABLE: n count. OLLISION vindow colli vindow colli ins bit enab ding the regerst is reset b L: This bit controls rent count r	ence count ence count. COUNT EN. rror count. This bit ena COUNT EN ision count ision count. les the cou gister conte y reading the controls the	BLE: Th ABLE: T bles rec nter regi ents. ne conte freezing	his bit ena his bit en ording of This bit e ster to re <u>nts of the</u> g of the E	ables countin partition ever nables counti set upon read register.	g the packets with nts. ng of out of windo	frame v s
D1 D2 D3 D4	R/W R/W R/W R/W	FCSC FAEC PARTC-2 OWCC-2 ROR-2	FRA checc 0: Di 1: Er FRA align 0: Di 1: Er 2 PAR 0: Di 1: Er 2 OUT collis 0: Di 1: Er 2 OUT collis 0: Di 1: Er 2 OUT collis 0: Di 1: Er 2 PAR 0: Di 1: Er 2 OUT collis 0: Di 1: Er 2 OUT 0: No 1: Th 2 OUT 0: NO 0: NO 0	k sequ sable ti ME AL ment e sable ti TITIOO sable ti TITIOO sable ti O OF W sion ev sable ti e COF W tion ev sable ti E T ON ter. o effec e e cour E ZE W I (FF H o effec e e e e ti C FF H o e effec e e e e e e e e e e e e e e e e e e e	Lence erro the frame of he frame of LIGNMENT error. the frame a he frame a he frame a he frame a he partition the partition the partition the partition the partition the out of w he out	r. check sequences r ERROR (alignment end in count. COLLISION vindow colligned with vindow colligned with	ence count ence count. COUNT EN. rror count. This bit ena COUNT EN ision count. ision count ision count. les the cou gister conte y reading the controls the egister. er when the ADDRESS	BLE: The ABLE: T ABLE: T bles rec bles rec NABLE: nter regi ents. ne conter freezing counter i MISMA	is bit ena his bit en ording of This bit e ster to re nts of the g of the E ⁺ is full. TCH MA	ables countin partition ever nables counti set upon read register. rent Count re	g the packets with nts. ng of out of windo ling the port event	frame v s ounter

DataSheet4U.com

			D5	D4	D3 IREC	D2	D1	D0 MIFCON	7
			ilo		IIIEO	IOOL			
Bit D0	R/W	-	mbol =CON	0: All F 1: Pac	ackets rep	beated are ted by the		over the Mar	otion nagement bus. a Start of Frame Delimiters are not transmitted
D1	R/W	ĪP	ART	0: Inte	rrupts will b	•		,	if a port becomes Partitioned.
D2	R/W	Ī	COL	0: Inter collisio first po	rrupts will b n, Single F rt to suffer	RIC II applie	ed (RTI pin s cations, or c	ontains a poi a packet in M	if this RIC II has a port which experiences a rt which experiences a receive collision or is the Julti-RIC II applications.
D3	R/W	ĪF	REC	0: Inte or colli	rrupts will t sion activit	iy.		,	if this RIC II contains the receive port for packet
D4	R/W	Ī	FF	0: Inter array is	rrupts will b s true.	0			f one or more than one of the flags in the flag
D5	R/W	Ī	LC	0: Inte	rrupt genei an 256 coi	• •	112	aSheet4 ve) when on	e or more of the Event Counters holds a value
D6	R/W	Ī	HC	0: Inte	rrupt gener s of 49,152	• •		ive) when on	e or more of the Event Counters holds a value ir
D7	R/W	Ī	FC		rrupt genei	FULL CO rated (ELI p		ive) when on	e or more of the Event Counters is full.

	regi	ster	may be	used to		te betwee	n RIC IIs ii		RIC II repe	ater system. The contents of this register form
	of th)7		formatio D6	on availa D5	ble through D4	n the mana D3	agement b D2	us. D1	D0	
	45		A4	A3	A2	A1	A0]
	40		A4	AS	AZ	AI	AU	res	res]
PAC	кет	co	MPRES	S DECO	DE REGIS	TER (PAG	E OH ADD	RESS 18	H)	
										et which are transferred over the management
										e function of a direct binary decode. Thus up to ression is selected.
	D7		D6	D5	D4	D3	D2	D1	D0	
P	CD7	P	CD6	PCD5	PCD4	PCD3	PCD2	PCD1	PCD0	
										1
GLC	BAL	_ SE(CURITY	REGIS	TER (GSR)	(PAGE 0	H ADDRES	SS 1DH)		
										bling learning mode for all the ports; starting nent bus; generating random pattern on source
				•	port on so	•	•		manayer	lient bus, generating random pattern on source
0	07		D6	D5	D4	D3	D2	D1	D0	
re	es	G	LME	res	DSM	res	MPS	GRP	SAC	
										-
Bit	R/	w	Symb	loc					Descript	ion
00	R/	w	SAG	c s	TART ADD	RESS CO	MPARISC	DN:		
					Do not be	- ·	rision.			
			0.0		Begin com	•				
01	R/	w	GR						-	enerating the random pattern on a valid source I be informed on the SA mismatch.
							any overn,			
				0	Generale	the randor	m pattern.			The morned on the SA mismatch.
					Do not gei		•	attern.		be morned on the SA mismatch.
02	R/	'W	MP	1:	Do not gei	nerate the	random p	Sheet4	U.com	ables modifying the packet status register 5,
02	R/	W	MP	1: S M P	Do not ger ODIFY PA SR5 on the	nerate the CKET ST/ 7 manage	ATUS REC	Sheet2 SISTER 5:	This bit er	ables modifying the packet status register 5,
02	R/	w	MP	1: S M P 0:	Do not get ODIFY PA SR5 on the Do not mo	CKET ST 7 manage odify the PS	ATUS REC	Sheet2 SISTER 5:	This bit er	ables modifying the packet status register 5,
				1: S M P 0: 1:	Do not gen ODIFY PA SR5 on the Do not mo Modify the	CKET ST CKET ST 7 manage odify the PS PSR5.	ATUS REC ement byte SR5.	GISTER 5: es, over the	This bit er e manager	ables modifying the packet status register 5, nent bus.
03	F	3	res	1: S M P 0: 1: S R	Do not gen ODIFY PA SR5 on the Do not mo Modify the ESERVED	CKET ST/ 7 manage odify the PS PSR5.	ATUS REC ement byte SR5.	For prope	This bit er e manager r operation	ables modifying the packet status register 5, nent bus. n, this bit must be 0.
)2)3)4		3		1: S M P 0: 1: S R M D	Do not gen ODIFY PA SR5 on the Do not mo Modify the	CKET ST/ 7 manage odify the PS PSR5. FOR FUT	ATUS REC ement byte SR5. URE USE: ON A SOU	For prope	This bit er e manager er operation PRESS MIS	ables modifying the packet status register 5, nent bus. n, this bit must be 0.
03	F	3	res	1: S M P 0: 1: S R M D 0:	Do not gen ODIFY PA SR5 on the Do not mo Modify the ESERVED	CKET ST/ 7 manage odify the PS PSR5. FOR FUT IE PORT able the p	ATUS REC ement byte SR5. URE USE: ON A SOU	For prope IRCE ADD	This bit er e manager r operation RESS MIS address m	ables modifying the packet status register 5, nent bus. n, this bit must be 0. SMATCH: iismatch.
03	F	R W	res	1: S M P 0: 1: S R M D 0: 1:	Do not ger ODIFY PA SR5 on the Do not mo Modify the ESERVED ISABLE TH Do not dis	CKET ST/ 7 manage odify the PS PSR5. FOR FUT HE PORT (able the p e port on a	ATUS REC ement byte SR5. URE USE: ON A SOU ort on a va a valid sou	For prope IRCE ADD	This bit er e manager r operation RESS MIS address m	ables modifying the packet status register 5, nent bus. n, this bit must be 0. SMATCH: iismatch.
03 04	F R/	א יW א	res DSN	1: S M P 0: 1: S R M D 0: 1: S R	Do not get ODIFY PA SR5 on the Do not mo Modify the ESERVED ISABLE TH Do not dis Disable th	nerate the CKET ST/ 7 manage odify the PS PSR5. FOR FUT HE PORT of able the p e port on a FOR FUT	ATUS REC ement byte SR5. URE USE: ON A SOU ort on a va a valid sou	For prope IRCE ADD Id source rce addres	This bit er e manager r operation RESS MIS address m	ables modifying the packet status register 5, nent bus. n, this bit must be 0. SMATCH: iismatch.
03 04 05	F R/	א יW א	res	1: S M P 0: 1: 5 R D VI D 0: 1: S R MI D 0: 1: S R MIE G 0: 0:	Do not gel ODIFY PA SR5 on the Do not mo Modify the ESERVED ISABLE TH Do not dis Disable th ESERVED LOBAL LE Do not ena	rerate the CKET ST/ 7 manage dify the PS PSR5. FOR FUT E POR FUT able the p e port on a FOR FUT CARN MOL able the le	ATUS REC ement byte SR5. URE USE: ON A SOU ort on a va a valid sou URE USE DE ENABL earn mode	For proper INCE ADD Ince ADD I	This bit ere e manager r operation RESS MIS address m s mismatc	ables modifying the packet status register 5, nent bus. n, this bit must be 0. SMATCH: iismatch.
)3)4)5	F R/	3 'W 3 'W	res	1: S M P 0: 1: 5 R D VI D 0: 1: S R MI D 0: 1: S R MIE G 0: 0:	Do not gel ODIFY PA SR5 on the Do not mo Modify the ESERVED ISABLE TH Do not dis Disable th ESERVED LOBAL LE	rerate the CKET ST/ 7 manage dify the PS PSR5. FOR FUT E POR FUT able the p e port on a FOR FUT CARN MOL able the le	ATUS REC ement byte SR5. URE USE: ON A SOU ort on a va a valid sou URE USE DE ENABL earn mode	For proper INCE ADD Ince ADD I	This bit ere e manager r operation RESS MIS address m s mismatc	ables modifying the packet status register 5, nent bus. n, this bit must be 0. SMATCH: iismatch.

67

trans	register smitted o		configure nageme	e the hu ent bus.	b manage	ment interf	ace to prov	ide a cert	ain minimum inter frame gap between packet e, is the magnitude in bit times of the minimu
	07	D6	D5	D4	D3	D2	D1	D0	
IF	GT7 I	FGT6 IF	GT5	IFGT4	IFGT3	IFGT2	IFGT1	IFGT0	
		T RECORE							are cleared when the register is read.
	D7	D6	D5	D4	D3	D2	D1	D0	
B	DLNK	PART	OWC	SE	NSFD	PLER	ELBER	JAB	
Bit	R/W	Symbol						Descripti	ion
D0	R	JAB	JAB	BER: A	Jabber Pro	otect event	has occurr		
D1	R	ELBER	ELA	STICIT	Y BUFFER	ERROR:	A Elasticity	Buffer Err	or has occurred.
D2	R	PLER	PHA	SE LOC		R: A Phase	Lock Error	event has	s occurred.
D3	R	NSFD	NOM	I-SFD: A	Non-SFD) packet ev	ent has occ	curred.	
D4	R	SE	SHC	ORT EVE	ENT: A sho	ort event ha	as occurred		
D5	R	OWC	Ουτ	OF WI	NDOW CC	LLISION:	An out of w	indow col	lision event has occurred.
D6	R	PART	PAF	TITION	: A partitio	n event ha	s occurred.		
							DataS	heet4l	J.com

DataSheet4U.com

	D7	D6	D5	5 D4	D3	D2	D1	D0	_
E	R8	ER7	ER	6 ER5	ER4	ER3	ER2	ER1	
Bit	R/W	Sym	bol					Descrip	tion
D0	R	EF	1	0: Flag four 1: Flag four	0			t 1.	
D1	R	EF	2	0: Flag four 1: Flag four	nd not gene	erated by e	vent on por	t 2.	
D2	R	EF	3	0: Flag four	nd not gene	erated by e	vent on por	t 3.	
D3 R ER4		4	1: Flag four	nd not gene	erated by e	vent on por	t 4.		
D4	R	EF	15	1: Flag four 0: Flag four				t 5.	
D5	R	EF	6	1: Flag four 0: Flag four			•	16	
				1: Flag four	nd generate	ed by even	t on port 6.		
D6	R	EF	17	0: Flag four 1: Flag four	•			t 7.	
D7	R	EF	8	0: Flag four 1: Flag four	•		•	t 8.	
	D7 DLU	D6 res	D5 res	D4 ER13	D3 ER12	D2 ER11	D1 ER10	D0 ER9]
Bit	R/W	Sym	bol			Data	Sheet4	Descrip	tion
D0	R	EF	19	0: Flag four 1: Flag four	-	-	-	t 9.	
D1	R	ER	10	0: Flag four 1: Flag four	-	-	-		
D2	R	ER	11	0: Flag four 1: Flag four	•				
D3	R	ER	12	0: Flag four 1: Flag four	nd not gene	erated by e	vent on por	t 12.	
D4	R	ER	13	0: Flag four 1: Flag four	nd not gene	erated by e	vent on por	t 13.	
D5	R	re	s	RESERVE	-				
D6	R	re	s	RESERVE	D FOR FUT	URE USE	Reads as	a logic 0.	
	R/W	DL	U	DISABLE register acc 0: Re-enab 1: Disable t	cess. le the LED	update cyc	cle (Note).	ables the	LED display updates for a faster processor
D7								ornal state n	nachines are idle.

8.0 RIC II Registers (Continued)

PORT EVENT COUNT REGISTER (PAGES 2H AND 3H)

The Event Count (EC) register shows the instantaneous value of the specified port's 16-bit counter. The counter increments when an enabled event occurs. The counter may be cleared when it is read and prevented from rolling over when the maximum count is reached by setting the appropriate control bits in the Upper Event Count mask register. Since the RIC II's processor port is octal and the counters are 16 bits long a temporary holding register is employed for register reads. When one of the counters is read, either high or low byte first, all 16 bits of the counter are transferred to a holding register. Provided the next read cycle to the counter argy accesses the same counter's other byte, then the read cycle accesses the holding register. This avoids the problem of events occurring in between the two processor reads and indicating a false count value. In order to enter a new value to the holding register a different counter must be accessed, or the same counter byte must be re-read.

Lower Byte

_	D7	D6	D5	D4	D3	D2	D1	D0
	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
ι	Jpper By	te						
	D7	D6	D5	D4	D3	D2	D1	D0
	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8

PORT EVENT COUNT REGISTER 2 (PECR-2) (PAGE 4H ADDRESSES 11H TO 1DH)

The Port Event Count Register 2 (PECR-2) shows the instantaneous value of the specified port's 8-bit counter. The counter increments when an enabled event occurs. The counter may be cleared when it is read, and prevented from rolling over when the maximum count is reached, by setting the appropriate control bits in the ECIMR-2 register.

D7	D6	D5	D4	D3	D2	D1	D0
EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0

t4U.com

DataSheet4U.com

70

DataSheet4U.com

www.DataSheet4U.com

			t CAMs, and not f					
		D6 D5		D3 MCE	D2 BCE	D1 SME	D0 LME	1
				WICE	DOL	ONIL		_
Bit	R/W	Symbol					Descrip	tion
D0	R/W	LME	LEARNING 0: Disable Le 1: Enable Le	earn Mode	•			
D1	R/W	SME	SECURITY 0: Disable S 1: Enable Se	ecurity Mo				
D2	R/W	BCE	ACCEPT BF address (No 0: Replace t 1: Pass broa	ote 1). he broado	ast packet	·		es/repeat a packet with an all 1's destination
D3	R/W	MCE	ACCEPT M significant b 0: Replace t 1: Pass mult	yte of the he multica	destination ast packets	address (I	Note 2).	/repeat a packet with the LSB of "1" in the mos
D4	R	SAM	SOURCE A 0: Source ad 1: Source ad	ddress ma	tch occurre	ed for the p	acket.	
D5	R/W	ESA	SOURCE A 0: Do not en 1: Employ se	nploy sour	ce address	to implem		
D6	R/W	EDA	DESTINATI 0: Do not en 1: Employ de	nploy dest	ination add	ress to imp		-
D7	R	res	RESERVED	FOR FUT	URE USE:	Reads as	a logic 0.	

	ess has	been le D6		D4	D3	D2	D1	D0	mode, this register could be read to see if an
AD		PTR2	PTR1	PTR0	ADV	PTR2	PTR1	PTR0	7
	D (III							Decesion	
3it	R/W	Sym PTF		0 of the poir	nter for th	e nort CAN	A location 1	Descrip	tion
D1	R	PTF		0 of the poir		-			
D2	R	PTF		2 of the poir		•			
D3	R/W	AD		Ddress Val		<u>o port or ar</u>	- location -		
			C	: Address is	not valid i			l .	
		-		: Address is					
D4	R	PTF		00 of the poir		-			
	R	PTF	11 C	01 of the poir	nter for the	e port CAN	I location 2		
D5									
D6	R	PTF		2 of the poir		e port CAN	I location 2		
D6 D7 POR1 This r addre	R/W	AD REGIST access	V A 0 1 TER (PA es the 4	Address Val Address is Address is Address is GES 5H, 6H, 8 bits of the	id: not valid i valid in po 8H, 9H) e port CA	in port CAN prt CAM loo M address	M location a cation 2.	2. /read cyc	cles are required to load/read the entire 48-bit
PORT This r addre D7	R/W R/W T CAM register ess. 7 MMx F	AD REGIST access D6 PCAMx	V A 0 1 TER (PA) es the 4 D5 PCAM	Ddress Val Address is Address is GES 5H, 6H, 18 bits of the D4 PCAMx	id: not valid i valid in po 8H, 9H) e port CA D3 PCAMx	in port CAM prt CAM loo M address D2 PCAMx	M location : cation 2. S. Six write	2. /read cyc D0 PCAMx	t.com
PORT This r addre D7	R/W R/W T CAM register ess. 7	AD REGIST access D6	V A 0 1 TER (PA es the 2 D5	Ddress Val Address is Address is GES 5H, 6H, 8 bits of the D4	id: not valid i valid in po 8H, 9H) e port CA D3	in port CAM prt CAM loo M address D2	M location ; cation 2. s. Six write	2. /read cyc D0	t.com
PORT This r addre D7	R/W R/W T CAM register ess. 7 MMx F	AD REGIST Access D6 CAMx _D6	V A 0 1 TER (PA) es the 4 D5 PCAM	Ddress Val Address is Address is GES 5H, 6H, 18 bits of the D4 PCAMx	id: not valid i valid in po 8H, 9H) e port CA D3 PCAMx	in port CAM prt CAM loo M address D2 PCAMx	M location : cation 2. S. Six write	2. /read cyc D0 PCAMx	U.com
D6 D7 PORT This r addre D7 PCA 	R/W T CAM registel ess. 7 MXx F D7 R/	AD REGIST access D6 PCAMxD6 W S W P0	V A C C TER (PA es the 4 D5 PCAM D5	Address Val Address is Address is GES 5H, 6H, 8 bits of the D4 C PCAMx D4 This regis	id: not valid in po 8H, 9H) 9 port CA D3 PCAMx D3 ter access	M address D2 PCAMx D2 s the Port C	M location : cation 2. S. Six write PCAMx D1 CAM for the	2. /read cyc D0 PCAMx D0 Descri	U.com
PORT This r addre D7 PCA 	R/W T CAM registel ess. 7 MXx F D7 R/	AD REGIST access D6 PCAMxD6 W S W P0	V A CO CANA CANA CANA CANA CANA	Address Val Address is Address is Address is GES 5H, 6H, 8 bits of the D4 C PCAMx D4 This regis 1st access	id: not valid in po 8H, 9H) a port CA D3 PCAMx D3 ter access s: bits [7	M address D2 PCAMx D2 Sthe Port (7:0] of the s	M location : cation 2. S. Six write PCAMx D1 CAM for the address,	2. /read cyc D0 PCAMx D0 Descri	↓.com
PORT This r addre D7 PCA 	R/W T CAM registel ess. 7 MXx F D7 R/	AD REGIST access D6 PCAMxD6 W S W P0	V A CO CANA CANA CANA CANA CANA	Address Val Address is Address is Address is GES 5H, 6H, 8 bits of the D4 PCAMx D4 This regis 1st access 2nd access	id: not valid in po 8H, 9H) a port CA D3 PCAMx D3 ter access s: bits [7 ss: bits [1	M address D2 PCAMx D2 RCAMx D3 RCAMx D4 RCAMx CA	M location : cation 2. S. Six write PCAMx D1 CAM for the address,	2. /read cyd PCAMx D0 Descri e particul:	↓.com
PORT This r addre D7 PCA 	R/W T CAM registel ess. 7 MXx F D7 R/	AD REGIST access D6 PCAMxD6 W S W P0	V A CO CANA CANA CANA CANA CANA	Address Val Address is Address is Address is GES 5H, 6H, 8 bits of the D4 PCAMx D4 This regis 1st access 2nd access 3rd access 4th access	id: not valid in po 8H, 9H) a port CA D3 PCAMx D3 ter access s: bits [7 s: bits [2 s: bits [2 s: bits [3	M address D2 PCAMx D2 PCAMx D2 s the Port G T:0] of the s 15:8] of the 11:24] of th	M location : cation 2. S. Six write PCAMx D1 CAM for the address, address,	2. /read cyc PCAMx D0 D0 Descri a particula	↓.com

	CITIC SCV D7		arting ti D5	ne networ D4	k security, D3	the CAM D2	D1	Mill be us D0	ed for address comparison.
A	DV8	ADV7 A	DV6	ADV5	ADV4	ADV3	ADV2	ADV1]
Bit	R/W	Symbol						Descript	tion
D0	R/W	ADV1	0: A		l id 1: not valid i valid in C <i>i</i>				
D1	R/W	ADV2	0: A		l id 2: not valid i valid in C/				
D2	R/W	ADV3	0: A		l id 3: not valid i valid in C/				
D3	R/W	ADV4	0: A		l id 4: not valid i valid in C/				
D4	R/W	ADV5	0: A		l id 5: not valid i valid in C/				
D5	R/W	ADV6	0: A		l id 6: not valid i valid in C/				
D6	R/W	ADV7	0: A		not valid i	n CAM 7. AM Zata	Sheet4	U.com	
D7	R/W	ADV8	0: A		l id 8: not valid i valid in C/				
inval	dated mista	akeniy.							

DataSheet4U.com

•	D7	D6	5	D4	D3	D2	D1	D0	ed for address comparison.
AD	DV16 A	DV15	ADV14	ADV13	ADV12	ADV11	ADV10	ADV9	
Bit	R/W	Symb	ol					Descrip	tion
D0	R/W	ADVS	0: A	dress Vali Address is Address is	not valid ir				
D1	R/W	ADV1	0: A	dress Vali Address is Address is	not valid ir				
D2	R/W	ADV1	0: A	dress Vali Address is Address is	not valid ir				
D3	R/W	ADV1	0: A	dress Vali Address is Address is	not valid ir				
D4	R/W	ADV1	0: A	dress Vali Address is Address is	not valid ir				
D5	R/W	ADV1	0: A	dress Vali Address is Address is	not valid ir				
D6	R/W	ADV1	0: A	dress Vali Address is Address is	not valid ir		DataS	heet4	U.com
D7	R/W	ADV1	0: A	dress Vali Address is	not valid ir				
	idated mista	und ny i							

74


	cific SC\ D7	/R, upoi D6	n starting t 5	the netwo D4	rk security, D3	the CAM	contents	will be use D0	ed for address comparison.
		ADV23	ADV22	ADV21	ADV20	ADV19	ADV18	ADV17	
	5.04	-							•
Bit D0	R/W	Sym ADV)dress Va	lid 17:			Descript	ion
			0: /	Address is	not valid in CA				
D1	R/W	ADV	0: /		lid 18: not valid in valid in CA				
D2	R/W	ADV	/19 AC 0: .	Odress Va Address is		n CAM 19.			
D3	R/W	ADV	/20 AC)dress Va Address is		n CAM 20.			
D4	R/W	ADV	0:		lid 21: not valid in valid in CA				
D5	R/W	ADV	0:		lid 22: not valid in valid in CA				
D6	R/W	ADV	0:		lid 23: not valid in valid in CA			U.com	
D7	R/W	ADV	/24 AC)dress Va Address is		n CAM 24.			
	lidated mist								


	cific SCV D7	R, upon s D6	tarting t 5	he networ D4	k security, D3	the CAM D2	contents v	will be used D0	d for address comparison.
			ADV30	ADV29	ADV28	ADV27	ADV26	ADV25	
Bit	R/W	Symbo						Descriptio	on
D0	R/W	ADV25	6 AD		lid 25: not valid in valid in CA			Becompa	
D1	R/W	ADV26	0: /		lid 26: not valid i valid in CA				
D2	R/W	ADV27	0: /		l id 27: not valid i valid in C <i>l</i>				
D3	R/W	ADV28	0: /		lid 28: not valid i valid in C <i>I</i>				
D4	R/W	ADV29	0: /		lid 29: not valid i valid in CA				
D5	R/W	ADV30	0: /		l id 30: not valid i valid in C <i>l</i>				
D6	R/W	ADV31	0: /		l id 31: not valid i valid in C <i>I</i>			Sheet4U	l.com
D7	R/W	ADV32	0: /		l id 32: not valid i valid in C <i>I</i>				
inval	idated mista	ikeniy.							

address D7	s. D6	D5	D4	D3	D2	D1	D0	
SCAM			SCAMx	SCAMx	SCAMx	SCAMx	SCAMx	
D7	_D	6D5	D4	_D3	D2	D1	D0	
Bit	R/W	Symbol					Descrip	otion
D(7:0)	R/W	SCAMx D(7:0)	number. 1st access 2nd access	s: bits [7 ss: bits [1	7:0] of the a	address, address,	-	cular port. Note that ${f x}$ represents the port
			4th acces 5th acces	s: bits [3 s: bits [3	23:16] of th 31:24] of th 39:32] of th 17:40] of th	ie address ie address	,	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	
					Data	Sheet4	U.com	

Eac exa	ch shared mple, mι		a CLMR, can shar	therefore e a singl	there are e etherne	e 32 CLN et addres	IRs. Any s, or mul	of the 3 tiple add	FH) 2 CAMs can be shared among the ports. For tresses can be associated with a single port.		
		yte Locatio					-				
	D7 P8			D4 P5	D3	D2 P3	D1 P2	D0 P1	Г		
	FO				F4	F3	F2	FI			
Bit	R/W	Symbol						Descript	tion		
D0	R/W	P1			es not be longs to p	long to po port 1.	ort 1.				
D1	R/W	P2			es not be longs to p	long to po port 2.	ort 2.				
D2	R/W	P3			es not be longs to p	long to po port 3.	ort 3.				
D3	R/W	P4	0: CAN	l entry do	• •	long to po	ort 4.				
D4	R/W	P5	0: CAN	l entry do	es not be	long to po	ort 5.				
D5	R/W	P6	0: CAN	1: CAM entry belongs to port 5. 0: CAM entry does not belong to port 6.							
D6	R/W	P7	0: CAN	1: CAM entry belongs to port 6. 0: CAM entry does not belong to port 7.							
D7	R/W	P8	1: CAM entry belongs to port 7. 0: CAM entry does not belong to port 8. 1: CAM entry belongs to port 8.								
				renuy be	iongs to p	011 0.					
CLI	VIR HIBY D7	te Locatio D6	n D5	D4	D3	D2	DataS	heet4	U.com		
F	PTR2	PTR1	PTR0	P13	P12	P11	P10	P9	7		
	l	I									
Bit	R/W	Symbol						Descript	tion		
D0	R/W	P9		-	es not be longs to p	long to po port 9.	ort 9.				
D1	R/W	P10			es not be longs to p	long to po port 10.	ort 10.				
D2	R/W	P11		0: CAM entry does not belong to port 11. 1: CAM entry belongs to port 11.							
D3	R/W	P12		0: CAM entry does not belong to port 12. 1: CAM entry belongs to port 12.							
D4	R/W	P13			es not be longs to p	long to po port 13.	ort 13.				
	R	PTR0		-		CAM loca	tion.				
D5	1	PTR1			r into the						
D5 D6	R										


please Office/D Supply V DC Input DC Outpu	Voltage (V _{IN}) -0.5V to V _{CC} ut Voltage (V _{OUT}) -0.5V to V _{CC}	r Sales itions.Power Dissipation (P_D) Lead Temperature (T_L) (Soldering, 10 seconds)/ to 7.0V ($+ 0.5V$ ESD Rating ($R_{zap} = 1.5k, C_{zap} = 120)$) pF)	—65°C to +	2W 260°C 1500V
Symbol	Description	$V_{CC} = 5V \pm 5\%$ unless otherwise specified Conditions	Min	Max	Units
PROCESSO	DR, LED, TWISTED PAIR PORTS, INTER-I	RIC AND MANAGEMENT INTERFACES	1	1	
V _{OH}	Minimum High Level Output Voltage	$I_{OH} = -8 \text{ mA}$	3.5		V
V _{OL}	Minimum Low Level Output Voltage	$I_{OL} = 8 \text{ mA}$		0.4	V
VIH	Minimum High Level Input Voltage		2.0		V
VIL	Maximum Low Level Input Voltage			0.8	V
I _{IN}	Input Current	$V_{IN} = V_{CC} \text{ or } GND$	-1.0	1.0	μA
I _{OZ}	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND	-10	10	μΑ
ICC	Average Supply Current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.25V$		380	mA
AUI (PORT	1)		-	•	
V _{OD}	Differential Output Voltage (TX \pm)	78 Ω Termination and 270 Ω Pulldowns	±550	±1200	mV
V _{OB}	Differential Output Voltage Imbalance $(TX \pm)$	78Ω Termination and 270Ω Pulldowns	Typical: 40 mV		
VU	Undershoot Voltage (TX±)	78 Ω Termination and 270 Ω Pulldowns	Typical: 80 mV		
V _{DS}	Differential Squelch Threshold ($RX\pm$, $CD\pm$)	DataSheet4U.com	- 175	-300	mV
V _{CM}	Differential Input Common Mode Voltage ($RX\pm$, $CD\pm$) (Note 1)		0	5.5	v
PSEUDO A	UI (PORTS 2–13)				
V _{POD}	Differential Output Voltage (TX \pm)	270 Ω Termination and 1 k Ω Pulldowns	±450	±1200	mV
V _{POB}	Differential Output Voltage Imbalance (TX \pm)	270 Ω Termination and 1 $k\Omega$ Pulldowns	Typical: 40 mV		
V _{PU}	Undershoot Voltage (TX \pm)	270 Ω Termination and 1 k Ω Pulldowns	Ту	pical: 80 m\	/
V _{PDS}	Differential Squelch Threshold ($RX\pm$, CD±)		- 175	-300	mV
V _{PCM}	Differential Input Common Mode Voltage (Rx \pm , CD \pm) (Note 1)		0	5.5	v
TWISTED P	AIR (PORTS 2–13)				
V _{RON}	Minimum Receive Squelch Threshold	Normal Mode Reduced Mode	± 300 (Note 2)	±585 ±340	mV
	is parameter is guaranteed by design and is not tester e operation in Reduced Mode is not guaranteed below				







et4U.com


www.DataSheet4U.com






83






85




DataSheet4U.com

et4U.com

www.DataSheet4U.com



DataSheet4U.com



88

