



**128K x 36, 256K x 18,  
3.3V Synchronous ZBT™ SRAMs  
3.3V I/O, Burst Counter,  
Flow-Through Outputs**

**IDT71V3557S  
IDT71V3559S  
IDT71V3557SA  
IDT71V3559SA**

## Features

- ◆ 128K x 36, 256K x 18 memory configurations
- ◆ Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- ◆ 4-word burst capability (Interleaved or linear)
- ◆ Individual byte write (BW1 - BW4) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 3.3V power supply (±5%), 3.3V (±5%) I/O Supply (VDDO)
- ◆ Optional Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- ◆ Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

## Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Mega-bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be

it read or write.

The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ( $\overline{CEN}$ ) pin allows operation of the IDT71V3557/59 to be suspended as long as necessary. All synchronous inputs are ignored when ( $\overline{CEN}$ ) is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE1}$ ,  $CE2$ ,  $\overline{CE2}$ ) that allow the user to deselect the device when desired. If any one of these three is not asserted when  $ADV/\overline{LD}$  is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after chip is deselected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst mode, the IDT71V3557/59 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the  $\overline{LBO}$  input pin. The  $\overline{LBO}$  pin selects between linear and interleaved burst sequence. The  $ADV/\overline{LD}$  signal is used to load a new external address ( $ADV/\overline{LD} = LOW$ ) or increment the internal burst counter ( $ADV/\overline{LD} = HIGH$ ).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

A0-A17	Address Inputs	Input	Synchronous
$\overline{CE1}$ , $CE2$ , $\overline{CE2}$	Chip Enables	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
$\overline{CEN}$	Clock Enable	Input	Synchronous
$\overline{BW1}$ , $\overline{BW2}$ , $\overline{BW3}$ , $\overline{BW4}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
$ADV/\overline{LD}$	Advance burst address / Load new address	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
$\overline{TRST}$	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDO	Core Power, I/O Power	Supply	Static
VSS	Ground	Supply	Static

5282.tbl 01

**MAY 2002**

## Pin Definitions (1)


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, $\overline{ADV}/\overline{LD}$ low, $\overline{CEN}$ low, and true chip enables.
$\overline{ADV}/\overline{LD}$	Advance / Load	I	N/A	$\overline{ADV}/\overline{LD}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When $\overline{ADV}/\overline{LD}$ is low with the chip deselected, any burst in progress is terminated. When $\overline{ADV}/\overline{LD}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when $\overline{ADV}/\overline{LD}$ is sampled high.
$R/\overline{W}$	Read / Write	I	N/A	$R/\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
$\overline{CEN}$	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{CEN}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{CEN}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{CEN}$ must be sampled low at rising edge of clock.
$\overline{BW1}-\overline{BW4}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When $R/\overline{W}$ and $\overline{ADV}/\overline{LD}$ are sampled low) the appropriate byte write signal ( $\overline{BW1}-\overline{BW4}$ ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $R/\overline{W}$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. $\overline{BW1}-\overline{BW4}$ can all be tied low if always doing write to the entire 36-bit word.
$\overline{CE1}, \overline{CE2}$	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{CE1}$ and $\overline{CE2}$ are used with $CE2$ to enable the IDT71V3557/59. ( $\overline{CE1}$ or $\overline{CE2}$ sampled high or $CE2$ sampled low) and $\overline{ADV}/\overline{LD}$ low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
$CE2$	Chip Enable	I	HIGH	Synchronous active high chip enable. $CE2$ is used with $\overline{CE1}$ and $\overline{CE2}$ to enable the chip. $CE2$ has inverted polarity but otherwise identical to $\overline{CE1}$ and $\overline{CE2}$ .
CLK	Clock	I	N/A	This is the clock input to the IDT71V3557/59. Except for $\overline{OE}$ , all timing references for the device are made with respect to the rising edge of CLK.
$I/O_0-I/O_{31}$ $I/OP_1-I/OP_4$	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
$\overline{LBO}$	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{LBO}$ is high the Interleaved burst sequence is selected. When $\overline{LBO}$ is low the Linear burst sequence is selected. $\overline{LBO}$ is a static input, and it must not change during device operation..
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. $\overline{OE}$ must be low to read data from the 71V3557/59. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state. $\overline{OE}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{OE}$ can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
$\overline{TRST}$	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used $\overline{TRST}$ can be left floating. This pin has an internal pullup.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3557/3559 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
$V_{DD}$	Power Supply	N/A	N/A	3.3V core power supply.
$V_{DDQ}$	Power Supply	N/A	N/A	3.3V I/O Supply.
$V_{SS}$	Ground	N/A	N/A	Ground.

5282 tbl 02


### NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

## Functional Block Diagram — 128K x 36



## Functional Block Diagram — 256K x 18



5282 drw 01a

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.465	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage - Inputs	2.0	—	V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage - I/O	2.0	—	V <sub>DDQ</sub> + 0.3 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

5282 tbl 04

### NOTES:

- V<sub>IL</sub> (min.) = -1.0V for pulse width less than tcvc/2, once per cycle.
- V<sub>IH</sub> (max.) = +6.0V for pulse width less than tcvc/2, once per cycle.

## Recommended Operating Temperature and Supply Voltage


Grade	Temperature <sup>(1)</sup>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

**NOTES:**

5282 tbl 05

1. T<sub>A</sub> is the "instant on" case temperature.

## Pin Configuration — 128K x 36




## Top View 100 TQFP

**NOTES:**

1. Pins 14, 64, and 66 do not have to be connected directly to V<sub>SS</sub> as long as the input voltage is  $\leq V_{IL}$ .
2. Pin 16 does not have to be connected directly to V<sub>DD</sub> as long as the input voltage is  $\geq V_{IH}$ .
3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

## Pin Configuration — 256K x 18



### Top View 100 TQFP

**NOTES:**

1. Pins 14, 64, and 66 do not have to be connected directly to Vss as long as the input voltage is  $\leq V_{IL}$ .
2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

### 100 TQFP Capacitance<sup>(1)</sup> (TA = +25°C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	5	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5282 tbl 07

### 119 BGA Capacitance<sup>(1)</sup> (TA = +25°C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	TBD	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	TBD	pF

5282 tbl 07b

**NOTE:**

1. This parameter is guaranteed by device characterization, but not production tested.

## Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Rating	Commercial & Industrial Values	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub>	V
V <sub>TERM</sub> <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> + 0.5	V
V <sub>TERM</sub> <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>VDDQ</sub> + 0.5	V
T <sub>A</sub> <sup>(7)</sup>	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
P <sub>T</sub>	Power Dissipation	2.0	W
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>DD</sub> terminals only.
3. V<sub>VDDQ</sub> terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>VDDQ</sub> during power supply ramp up.
7. T<sub>A</sub> is the "instant on" case temperature.

5282 tbl 06

### 119 BGA Capacitance<sup>(1)</sup> (TA = +25°C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	7	pF
C <sub>I/O</sub>	I/O Capacitance	V <sub>OUT</sub> = 3dV	7	pF

5282 tbl 07a

## Pin Configuration — 128K x 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(3)	A8	A16	VDDQ
B	NC	CE2	A3	ADV/LD	A9	CE2	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE1	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	NC(3)	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	R/W	VSS	I/O9	I/O8
J	VDDQ	VDD	VDD(2)	VDD	VSS(1)	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	CEN	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/O0	I/OP1
R	NC	A5	LBO	VDD	VSS(1)	A13	NC
T	NC	NC	A10	A11	A14	NC	NC/ZZ(6)
U	VDDQ	NC/TMS(4)	NC/TDI(4)	NC/TCK(4)	NC/TDO(4)	NC/TRST(4,5)	VDDQ

5282 drw 13A

### Top View

## Pin Configuration - 256K x 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC(3)	A8	A16	VDDQ
B	NC	CE2	A3	ADV/LD	A9	CE2	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/O7	NC
E	NC	I/O9	VSS	CE1	VSS	NC	I/O6
F	VDDQ	NC	VSS	OE	VSS	I/O5	VDDQ
G	NC	I/O10	BW2	NC(3)	VSS	NC	I/O4
H	I/O11	NC	VSS	R/W	VSS	I/O3	NC
J	VDDQ	VDD	VDD(2)	VDD	VSS(1)	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O2
L	I/O13	NC	VSS	NC	BW1	I/O1	NC
M	VDDQ	I/O14	VSS	CEN	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O0	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/OP1
R	NC	A5	LBO	VDD	VSS(1)	A12	NC
T	NC	A10	A15	NC	A14	A11	NC/ZZ(6)
U	VDDQ	NC/TMS(4)	NC/TDI(4)	NC/TCK(4)	NC/TDO(4)	NC/TRST(4,5)	VDDQ

5282 drw 13B

### Top View

#### NOTES:

- R5 and J5 do not have to be directly connected to Vss as long as the input voltage is  $\leq V_{IL}$ .
- J3 does not have to be directly connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
- G4 and A4 are reserved for future 8M and 16M respectively.
- These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- TRST is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.
- Pin T7 supports ZZ (sleep mode) for the latest die revisions.

### Pin Configuration — 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC <sup>(3)</sup>	A7	$\overline{CE}1$	$\overline{BW}3$	$\overline{BW}2$	$\overline{CE}2$	$\overline{CEN}$	ADV/ $\overline{LD}$	NC <sup>(3)</sup>	A8	NC
B	NC	A6	CE2	$\overline{BW}4$	$\overline{BW}1$	CLK	R/ $\overline{W}$	$\overline{OE}$	NC <sup>(3)</sup>	A9	NC <sup>(3)</sup>
C	I/OP3	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O15	I/O14
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O9	I/O8
H	VSS <sup>(1)</sup>	VDD <sup>(2)</sup>	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	NC/ZZ <sup>(6)</sup>
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	I/O2
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	I/O0
N	I/OP4	NC	VDDQ	VSS	NC/ $\overline{TRST}$ <sup>(4,5)</sup>	NC	VSS <sup>(1)</sup>	VSS	VDDQ	NC	I/OP1
P	NC	NC <sup>(3)</sup>	A5	A2	NC/TDI <sup>(4)</sup>	A1	NC/TDO <sup>(4)</sup>	A10	A13	A14	NC
R	$\overline{LB}0$	NC <sup>(3)</sup>	A4	A3	NC/TMS <sup>(4)</sup>	A0	NC/TCK <sup>(4)</sup>	A11	A12	A15	A16

5282 tbl 25

### Pin Configuration - 256K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC <sup>(3)</sup>	A7	$\overline{CE}1$	$\overline{BW}2$	NC	$\overline{CE}2$	$\overline{CEN}$	ADV/ $\overline{LD}$	NC <sup>(3)</sup>	A8	A10
B	NC	A6	CE2	NC	$\overline{BW}1$	CLK	R/ $\overline{W}$	$\overline{OE}$	NC <sup>(3)</sup>	A9	NC <sup>(3)</sup>
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O7
E	NC	I/O9	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O4
H	VSS <sup>(1)</sup>	VDD <sup>(2)</sup>	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	NC/ZZ <sup>(6)</sup>
J	I/O12	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	NC
K	I/O13	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	NC
M	I/O15	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	VSS	NC/ $\overline{TRST}$ <sup>(4,5)</sup>	NC	VSS <sup>(1)</sup>	VSS	VDDQ	NC	NC
P	NC	NC <sup>(3)</sup>	A5	A2	NC/TDI <sup>(4)</sup>	A1	NC/TDO <sup>(4)</sup>	A11	A14	A15	NC
R	$\overline{LB}0$	NC <sup>(3)</sup>	A4	A3	NC/TMS <sup>(4)</sup>	A0	NC/TCK <sup>(4)</sup>	A12	A13	A16	A17

5282 tbl 25a

**NOTES:**

- H1 and N7 do not have to be directly connected to Vss as long as the input voltage is  $\leq V_{IL}$ .
- H2 does not have to be directly connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
- A9, B9, B11, A1, R2, and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively.
- These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- $\overline{TRST}$  is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.
- Pin H11 supports ZZ (sleep mode) for the latest die revisions.



## Synchronous Truth Table (1)

$\overline{CEN}$	R/W	$\overline{CE}_1$ , $\overline{CE}_2^{(6)}$	ADV/LD	$\overline{BW}_x$	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	X	LOAD WRITE	D <sup>(7)</sup>
L	H	L	L	X	External	X	LOAD READ	Q <sup>(7)</sup>
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	X	H	L	X	X	X	DESELECT or STOP <sup>(3)</sup>	HIZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HIZ
H	X	X	X	X	X	X	SUSPEND <sup>(4)</sup>	Previous Value

5282 tbl 08

### NOTES:

- L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
- When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
- Deselect cycle is initiated when either  $\overline{CE}_1$ , or  $\overline{CE}_2$  is sampled high or CE<sub>2</sub> is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
- When  $\overline{CEN}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and CE<sub>2</sub> = H on these chip enable pins. The chip is deselected if any one of the chip enables is false.
- Device Outputs are ensured to be in High-Z during device power-up.
- Q - data read from the device, D - data written to the device.

## Partial Truth Table for Writes (1)

OPERATION	R/W	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3^{(3)}$	$\overline{BW}_4^{(3)}$
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP <sub>1</sub> ) <sup>(2)</sup>	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/OP <sub>2</sub> ) <sup>(2)</sup>	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/OP <sub>3</sub> ) <sup>(2,3)</sup>	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/OP <sub>4</sub> ) <sup>(2,3)</sup>	L	H	H	H	L
NO WRITE	L	H	H	H	H

5282 tbl 09

### NOTES:

- L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
- Multiple bytes may be selected during the same cycle.
- N/A for x18 configuration.

## Interleaved Burst Sequence Table ( $\overline{LBO} = V_{DD}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

5282 tbl 10

### NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Linear Burst Sequence Table ( $\overline{LBO}=V_{ss}$ )


	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5282 tbl 11

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Functional Timing Diagram (1)



5282 drw 03

**NOTES:**

1. This assumes  $\overline{CEN}$ ,  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{CE}_2$  are all true.
2. All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

## Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles <sup>(2)</sup>

Cycle	Address	R/W	ADV/LD	$\overline{CE}_1^{(1)}$	$\overline{CEN}$	$\overline{BW}_x$	$\overline{OE}$	I/O	Comments
n	A0	H	L	L	L	X	X	D1	Load read
n+1	X	X	H	X	L	X	L	Q0	Burst read
n+2	A1	H	L	L	L	X	L	Q0+1	Load read
n+3	X	X	L	H	L	X	L	Q1	Deselect or STOP
n+4	X	X	H	X	L	X	X	Z	NOOP
n+5	A2	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	L	Q2	Burst read
n+7	X	X	L	H	L	X	L	Q2+1	Deselect or STOP
n+8	A3	L	L	L	L	L	X	Z	Load write
n+9	X	X	H	X	L	L	X	D3	Burst write
n+10	A4	L	L	L	L	L	X	D3+1	Load write
n+11	X	X	L	H	L	X	X	D4	Deselect or STOP
n+12	X	X	H	X	L	X	X	Z	NOOP
n+13	A5	L	L	L	L	L	X	Z	Load write
n+14	A6	H	L	L	L	X	X	D5	Load read
n+15	A7	L	L	L	L	L	L	Q6	Load write
n+16	X	X	H	X	L	L	X	D7	Burst write
n+17	A8	H	L	L	L	X	X	D7+1	Load read
n+18	X	X	H	X	L	X	L	Q8	Burst read
n+19	A9	L	L	L	L	L	L	Q8+1	Load write

5282 tbl 12

### NOTES:

- $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal.  $\overline{CE}_2$  timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.
- H = High; L = Low; X = Don't Care; Z = High Impedence.

## Read Operation (1)

Cycle	Address	R/ $\bar{W}$	ADV/ $\bar{LD}$	$\bar{CE}_1^{(2)}$	$\bar{CEN}$	$\bar{BW}_x$	$\bar{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	X	X	L	Q <sub>0</sub>	Contents of Address A <sub>0</sub> Read Out

5282 tbl 13

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\bar{CE}_2$  timing transition is identical to  $\bar{CE}_1$  signal.  $\bar{CE}_2$  timing transition is identical but inverted to the  $\bar{CE}_1$  and  $\bar{CE}_2$  signals.

## Burst Read Operation (1)

Cycle	Address	R/ $\bar{W}$	ADV/ $\bar{LD}$	$\bar{CE}_1^{(2)}$	$\bar{CEN}$	$\bar{BW}_x$	$\bar{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+2	X	X	H	X	L	X	L	Q <sub>0+1</sub>	Address A <sub>0+1</sub> Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q <sub>0+2</sub>	Address A <sub>0+2</sub> Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q <sub>0+3</sub>	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>
n+5	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read Out, Inc. Count
n+6	X	X	H	X	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read Out, Inc. Count
n+7	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1+1</sub>	Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub>

5282 tbl 14

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\bar{CE}_2$  timing transition is identical to  $\bar{CE}_1$  signal.  $\bar{CE}_2$  timing transition is identical but inverted to the  $\bar{CE}_1$  and  $\bar{CE}_2$  signals.

## Write Operation (1)

Cycle	Address	R/ $\bar{W}$	ADV/ $\bar{LD}$	$\bar{CE}_1^{(2)}$	$\bar{CEN}$	$\bar{BW}_x$	$\bar{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	D <sub>0</sub>	Write to Address A <sub>0</sub>

5282 tbl 15

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\bar{CE}_2$  timing transition is identical to  $\bar{CE}_1$  signal.  $\bar{CE}_2$  timing transition is identical but inverted to the  $\bar{CE}_1$  and  $\bar{CE}_2$  signals.

## Burst Write Operation (1)

Cycle	Address	R/ $\bar{W}$	ADV/ $\bar{LD}$	$\bar{CE}_1^{(2)}$	$\bar{CEN}$	$\bar{BW}_x$	$\bar{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+2	X	X	H	X	L	L	X	D <sub>0+1</sub>	Address A <sub>0+1</sub> Write, Inc. Count
n+3	X	X	H	X	L	L	X	D <sub>0+2</sub>	Address A <sub>0+2</sub> Write, Inc. Count
n+4	X	X	H	X	L	L	X	D <sub>0+3</sub>	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+5	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Address A <sub>0</sub> Write, Inc. Count
n+6	X	X	H	X	L	L	X	D <sub>1</sub>	Address A <sub>1</sub> Write, Inc. Count
n+7	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1+1</sub>	Address A <sub>1+1</sub> Write, Load A <sub>2</sub>

5282 tbl 16

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\bar{CE}_2$  timing transition is identical to  $\bar{CE}_1$  signal.  $\bar{CE}_2$  timing transition is identical but inverted to the  $\bar{CE}_1$  and  $\bar{CE}_2$  signals.

### Read Operation with Clock Enable Used (1)

Cycle	Address	R/ $\bar{W}$	ADV/ $\bar{LD}$	$\bar{CE}_1^{(2)}$	$\bar{CEN}$	BW <sub>x</sub>	$\bar{OE}$	I/O	Comments
n	A <sub>0</sub>	H	L	L	L	X	X	X	Address A <sub>0</sub> and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A <sub>1</sub>	H	L	L	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> Read out, Load A <sub>1</sub>
n+3	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored. Data Q <sub>0</sub> is on the bus.
n+4	X	X	X	X	H	X	L	Q <sub>0</sub>	Clock Ignored. Data Q <sub>0</sub> is on the bus.
n+5	A <sub>2</sub>	H	L	L	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> Read out, Load A <sub>2</sub>
n+6	A <sub>3</sub>	H	L	L	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> Read out, Load A <sub>3</sub>
n+7	A <sub>4</sub>	H	L	L	L	X	L	Q <sub>3</sub>	Address A <sub>3</sub> Read out, Load A <sub>4</sub>

5282 tbl 17

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\bar{CE}_2$  timing transition is identical to  $\bar{CE}_1$  signal.  $\bar{CE}_2$  timing transition is identical but inverted to the  $\bar{CE}_1$  and  $\bar{CE}_2$  signals.

### Write Operation with Clock Enable Used (1)

Cycle	Address	R/ $\bar{W}$	ADV/ $\bar{LD}$	$\bar{CE}_1^{(2)}$	$\bar{CEN}$	BW <sub>x</sub>	$\bar{OE}$	I/O	Comments
n	A <sub>0</sub>	L	L	L	L	L	X	X	Address A <sub>0</sub> and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A <sub>1</sub>	L	L	L	L	L	X	D <sub>0</sub>	Write data D <sub>0</sub> , Load A <sub>1</sub> .
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A <sub>2</sub>	L	L	L	L	L	X	D <sub>1</sub>	Write Data D <sub>1</sub> , Load A <sub>2</sub>
n+6	A <sub>3</sub>	L	L	L	L	L	X	D <sub>2</sub>	Write Data D <sub>2</sub> , Load A <sub>3</sub>
n+7	A <sub>4</sub>	L	L	L	L	L	X	D <sub>3</sub>	Write Data D <sub>3</sub> , Load A <sub>4</sub>

5282 tbl 18

**NOTES:**

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\bar{CE}_2$  timing transition is identical to  $\bar{CE}_1$  signal.  $\bar{CE}_2$  timing transition is identical but inverted to the  $\bar{CE}_1$  and  $\bar{CE}_2$  signals.

### Read Operation with Chip Enable Used (1)

Cycle	Address	R/ $\overline{W}$	ADV/ $\overline{LD}$	$\overline{CE}_1^{(2)}$	$\overline{CEN}$	$\overline{BW}_x$	$\overline{OE}$	I/O <sup>(3)</sup>	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	Z	Deselected.
n+2	A <sub>0</sub>	H	L	L	L	X	X	Z	Address A <sub>0</sub> and Control meet setup.
n+3	X	X	L	H	L	X	L	Q <sub>0</sub>	Address A <sub>0</sub> read out, Deselected.
n+4	A <sub>1</sub>	H	L	L	L	X	X	Z	Address A <sub>1</sub> and Control meet setup.
n+5	X	X	L	H	L	X	L	Q <sub>1</sub>	Address A <sub>1</sub> read out, Deselected.
n+6	X	X	L	H	L	X	X	Z	Deselected.
n+7	A <sub>2</sub>	H	L	L	L	X	X	Z	Address A <sub>2</sub> and Control meet setup.
n+8	X	X	L	H	L	X	L	Q <sub>2</sub>	Address A <sub>2</sub> read out, Deselected.
n+9	X	X	L	H	L	X	X	Z	Deselected.

5282 tbl 19

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal.  $\overline{CE}_2$  timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.
3. Device outputs are ensured to be in High-Z during device power-up.

### Write Operation with Chip Enable Used (1)

Cycle	Address	R/ $\overline{W}$	ADV/ $\overline{LD}$	$\overline{CE}_1^{(2)}$	$\overline{CEN}$	$\overline{BW}_x$	$\overline{OE}$	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	Z	Deselected.
n+2	A <sub>0</sub>	L	L	L	L	L	X	Z	Address A <sub>0</sub> and Control meet setup
n+3	X	X	L	H	L	X	X	D <sub>0</sub>	Data D <sub>0</sub> Write In, Deselected.
n+4	A <sub>1</sub>	L	L	L	L	L	X	Z	Address A <sub>1</sub> and Control meet setup
n+5	X	X	L	H	L	X	X	D <sub>1</sub>	Data D <sub>1</sub> Write In, Deselected.
n+6	X	X	L	H	L	X	X	Z	Deselected.
n+7	A <sub>2</sub>	L	L	L	L	L	X	Z	Address A <sub>2</sub> and Control meet setup
n+8	X	X	L	H	L	X	X	D <sub>2</sub>	Data D <sub>2</sub> Write In, Deselected.
n+9	X	X	L	H	L	X	X	Z	Deselected.

5282 tbl 20

**NOTES:**

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	—	5	μA
I <sub>LI</sub>	$\overline{\text{LBO}}$ , JTAG and ZZ Input Leakage Current <sup>(1)</sup>	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	—	30	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = +8mA, V <sub>DD</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -8mA, V <sub>DD</sub> = Min.	2.4	—	V

5282 tbl 21

**NOTE:**

1. The  $\overline{\text{LBO}}$ , JTAG and ZZ pins will be internally pulled to V<sub>DD</sub> and ZZ will be internally pulled to V<sub>SS</sub> if it is not actively driven in the application.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range <sup>(1)</sup> (V<sub>DD</sub> = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	7.5ns	8ns		8.5ns		Unit
			Com'l Only	Com'l	Ind	Com'l	Ind	
I <sub>DD</sub>	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ $\overline{\text{LD}}$ = X, V <sub>DD</sub> = Max., V <sub>IN</sub> ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> <sup>(2)</sup>	275	250	260	225	235	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>IN</sub> ≥ V <sub>HD</sub> or ≤ V <sub>LD</sub> , f = 0 <sup>(2,3)</sup>	40	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>IN</sub> ≥ V <sub>HD</sub> or ≤ V <sub>LD</sub> , f = f <sub>MAX</sub> <sup>(2,3)</sup>	105	100	110	95	105	mA
ISB3	Idle Power Supply Current	Device Selected, Outputs Open, $\overline{\text{CEN}}$ ≥ V <sub>IH</sub> , V <sub>DD</sub> = Max., V <sub>IN</sub> ≥ V <sub>HD</sub> or ≤ V <sub>LD</sub> , f = f <sub>MAX</sub> <sup>(2,3)</sup>	40	40	45	40	45	mA

5282 tbl 22

**NOTES:**

- All values are maximum guaranteed values.
- At f = f<sub>MAX</sub>, inputs are cycling at the maximum frequency of read cycles of 1/t<sub>cy</sub>; f=0 means no input lines are changing.
- For I/Os V<sub>HD</sub> = V<sub>DDQ</sub> - 0.2V, V<sub>LD</sub> = 0.2V. For other inputs V<sub>HD</sub> = V<sub>DD</sub> - 0.2V, V<sub>LD</sub> = 0.2V.

### AC Test Loads




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

### AC Test Conditions (V<sub>DDQ</sub> = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

5282 tbl 23

## AC Electrical Characteristics (VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	7.5ns <sup>(5)</sup>		8ns		8.5ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	10	—	10.5	—	11	—	ns
t <sub>CH</sub> <sup>(1)</sup>	Clock High Pulse Width	2.5	—	2.7	—	3.0	—	ns
t <sub>CL</sub> <sup>(1)</sup>	Clock Low Pulse Width	2.5	—	2.7	—	3.0	—	ns
<b>Output Parameters</b>								
t <sub>CD</sub>	Clock High to Valid Data	—	7.5	—	8	—	8.5	ns
t <sub>CDc</sub>	Clock High to Data Change	2	—	2	—	2	—	ns
t <sub>CLZ</sub> <sup>(2,3,4)</sup>	Clock High to Output Active	3	—	3	—	3	—	ns
t <sub>CHZ</sub> <sup>(2,3,4)</sup>	Clock High to Data High-Z	—	5	—	5	—	5	ns
t <sub>OE</sub>	Output Enable Access Time	—	5	—	5	—	5	ns
t <sub>OLZ</sub> <sup>(2,3)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(2,3)</sup>	Output Enable High to Data High-Z	—	5	—	5	—	5	ns
<b>Set Up Times</b>								
t <sub>SE</sub>	Clock Enable Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SA</sub>	Address Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SD</sub>	Data In Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SW</sub>	Read/Write (R/W) Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>ADV</sub>	Advance/Load (ADV/LD) Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SC</sub>	Chip Enable/Select Setup Time	2.0	—	2.0	—	2.0	—	ns
t <sub>SB</sub>	Byte Write Enable (BWx) Setup Time	2.0	—	2.0	—	2.0	—	ns
<b>Hold Times</b>								
t <sub>HE</sub>	Clock Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HD</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HW</sub>	Read/Write (R/W) Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HADV</sub>	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HC</sub>	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>HB</sub>	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	0.5	—	ns


5282 tbl 24

**NOTES:**

1. Measured as HIGH above 0.6V<sub>DD0</sub> and LOW below 0.4V<sub>DD0</sub>.
2. Transition is measured ±200mV from steady-state.
3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
4. To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is about 1ns faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t<sub>CHZ</sub>, which is a Max. parameter (worse case at 70 deg. C, 3.135V).
5. Commercial temperature range only.



## Timing Waveform of Read Cycle (1,2,3,4)




5282 dnv 06

### NOTES:

1. Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. Q(A<sub>2</sub>) represents the first output from the external address A<sub>2</sub>. Q(A<sub>2+1</sub>) represents the next output data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the  $\overline{LB0}$  input.
2. CE<sub>2</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>1</sub> is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4.  $\overline{RW}$  is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the  $\overline{RW}$  signal when new address and control are loaded into the SRAM.

## Timing Waveform of Write Cycles (1,2,3,4,5)




5282 dhw 07

### NOTES:

1. D(A1) represents the first input to the external address A1. D(A2) represents the first input to the external address A2. D(A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. CE2 timing transitions are identical but inverted to the  $\overline{CE1}$  and  $\overline{CE2}$  signals. For example, when  $\overline{CE1}$  and  $\overline{CE2}$  are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the  $\overline{R/W}$  signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals ( $\overline{BWx}$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $\overline{R/W}$  signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

## Timing Waveform of Combined Read and Write Cycles (1,2,3)




5282 drw.08

**NOTES:**

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CEz timing transitions are identical but inverted to the CE1 and OEz signals. For example, when CE1 and CE2 are LOW on this waveform, CEz is HIGH.
3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

## Timing Waveform of $\overline{\text{CEN}}$ Operation (1,2,3,4)




5282 dnv 09

### NOTES:

1. Q(A1) represents the first output from the external address A1. D(A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the  $\overline{\text{CE1}}$  and  $\overline{\text{CE2}}$  signals. For example, when  $\overline{\text{CE1}}$  and  $\overline{\text{CE2}}$  are LOW on this waveform, CE2 is HIGH.
3.  $\overline{\text{CEN}}$  when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals ( $\overline{\text{BWx}}$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $\overline{\text{RW}}$  signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

## Timing Waveform of $\overline{CS}$ Operation (1,2,3,4)




5282 drw 10

### NOTES:

1. Q (A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. D (A<sub>3</sub>) represents the input data to the SRAM corresponding to address A<sub>3</sub> etc.
2. CE<sub>2</sub> timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. When either one of the Chip enables ( $\overline{CE}_1, \overline{CE}_2$ ) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
4. Individual Byte Write signals ( $\overline{BW}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $\overline{RW}$  signals is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

## JTAG Interface Specification (SA Version only)



### NOTES:

1. Device inputs = All device inputs except TDI, TMS and  $\overline{TRST}$ .
2. Device outputs = All device outputs except TDO.
3. During power up,  $\overline{TRST}$  could be driven low or not be used since the JTAG circuit resets automatically.  $\overline{TRST}$  is an optional JTAG reset.

## JTAG AC Electrical Characteristics(1,2,3,4)

Symbol	Parameter			
		Min.	Max.	Units
$t_{JCYC}$	JTAG Clock Input Period	100	—	ns
$t_{JCH}$	JTAG Clock HIGH	40	—	ns
$t_{JCL}$	JTAG Clock Low	40	—	ns
$t_{JR}$	JTAG Clock Rise Time	—	5 <sup>(1)</sup>	ns
$t_{JF}$	JTAG Clock Fall Time	—	5 <sup>(1)</sup>	ns
$t_{JRST}$	JTAG Reset	50	—	ns
$t_{JRSR}$	JTAG Reset Recovery	50	—	ns
$t_{JCD}$	JTAG Data Output	—	20	ns
$t_{JDC}$	JTAG Data Output Hold	0	—	ns
$t_{JS}$	JTAG Setup	25	—	ns
$t_{JH}$	JTAG Hold	25	—	ns

I5282 tbl 01

### NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

I5282 tbl 03

### NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

## JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x209, 0x20B	Defines IDT part number 71V3557SA and 71V3559SA, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

I5282 tbl 02

## Available JTAG Instructions



Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED	Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0100
RESERVED		0101
RESERVED		0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED	Same as above.	1001
RESERVED		1010
RESERVED		1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

I5282 tbl 04

### NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .

# 100-Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline





SYMBOL	JEDEC VARIATION			NOTE
	MIN	NCM	MAX	
A	-	-	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	22.00	BSC	4	
D1	20.00	BSC	5,2	
E	16.00	BSC	4	
E1	14.00	BSC	5,2	
N	100			
ND	30			
NE	20			
e	.65	BSC		
b	.22	.32	.38	7
b1	.22	.30	.33	
ecc	-	-	.10	
ddd	-	-	.15	

**NOTES:**


- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- 3 DATUMS [A-B] AND [D-E] TO BE DETERMINED AT DATUM PLANE [-H-]
- 4 DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
- 5 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- 6 DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- 7 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- 8 EXACT SHAPE OF EACH CORNER IS OPTIONAL
- 9 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION QJ AND BX




# 119 Ball Grid Array (BGA) Package Diagram Outline




# 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stoner Way, Santa Clara, CA 95054 PHONE: (408) 727-8116 FAX: (408) 492-8674 TRL: 910-538-2070
DECIMAL	ANGULAR	
XXX	°	
XXE		
XXE-E		
APPROVALS	DATE	TITLE
DRAWN <i>SP</i>	05/01/00	BQ PACKAGE OUTLINE
CHECKED		13.0 x 15.0 mm BODY
		FPBGA
SIZE	DRAWING No.	REV
C	PSC-4086	00
DO NOT SCALE DRAWING		SHEET 1 OF 2



## Timing Waveform of $\overline{OE}$ Operation (1)




5282 drw 11

**NOTE:**

1. A read operation is assumed to be in progress.

## Ordering Information



\*Commercial temperature range only.

\*\* JTAG (SA version) is not available with 100-pin TQFP package

5282 drw 12

## Datasheet Document History

6/30/99		Updated to new format
8/23/99	Pg. 5, 6	Added Pin 64 to Note 1 and changed Pins 38, 42, and 43 to DNU
	Pg. 7	Changed U2–U6 to DNU
	Pg. 15	Improved t <sub>CH</sub> , t <sub>CL</sub> ; revised t <sub>CLZ</sub>
	Pg. 21	Added BGA package diagrams
	Pg. 23	Added Datasheet Document History
12/31/99	Pg. 5, 14, 15, 22	Added Industrial Temperature range offerings
05/02/00	Pg. 5,6	Insert clarification note to Recommended Operating Temperature and Absolute Max ratings tables
	Pg. 5,6,7	Clarify note on TQFP and BGA pin configurations; corrected typo in pinout
	Pg. 6	Add BGA capacitance table
	Pg. 21	Add TQFP Package Diagram Outline
05/26/00		Add new package offering 13 x 15mm 165 fBGA
	Pg. 23	Correct 119 BGA Package Diagram Outline
07/26/00	Pg. 5-8	Add ZZ sleep mode reference note to TQFP, BG119 and BQ165
	Pg. 8	Update BQ165 pinout
	Pg. 23	Update BG119 pinout package diagram dimensions
10/25/00		Remove preliminary status
	Pg. 8	Add reference note to pin N5 on BQ165 pinout, reserved for JTAG $\overline{\text{TRST}}$
05/20/02	Pg. 1-8,15,22,23,27	Added JTAG "SA" version functionality and updated ZZ pin descriptions and notes.



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
sramhelp@idt.com  
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
ZBT and ZeroBus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.