REALTEK

REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER AND MC'97 CONTROLLER WITH POWER MANAGEMENT RTL8101L

1. Features:	3
1.1 Ethernet Controller Features:	
1.2 MC'97 Controller Features:	
2. General Description	
3. Pin Assignment	
4. Pin Description	6
4.1 Power Management/Isolation Interface	6
4.2 PCI Interface	
4.3 EEPROM Interface	7
4.4 Power Pins	8
4.5 LED Interface	8
4.6 Attachment Unit Interface	8
4.7 AC-Link Pins	
4.8 Test and Other Pins	
5. Ethernet Controller Register Descriptions	.11
5.1 Receive Status Register in Rx packet header	
5.2 Transmit Status Register (TSD0-3)	
5.3 ERSR: Early Rx Status Register	.14
5.4 Command Register	
5.5 Interrupt Mask Register	
5.6 Interrupt Status Register	
5.7 Transmit Configuration Register	
5.8 Receive Configuration Register	
5.9 9346CR: 93C46 Command Register	
5.10 CONFIG 0: Configuration Register 0	
5.11 CONFIG 1: Configuration Register 1	
5.12 Media Status Register	
5.13 CONFIG 3: Configuration Register3	.22
5.14 CONFIG 4: Configuration Register4	
5.15 Multiple Interrupt Select Register	
5.16 PCI Revision ID	
5.17 Transmit Status of All Descriptors (TSAD) Register	
5.18 Basic Mode Control Register	
5.19 Basic Mode Status Register	
5.20 Auto-negotiation Advertisement Register	
5.21 Auto-Negotiation Link Partner Ability Register	.26

	5.22 Auto-negotiation Expansion Register	27
	5.23 Disconnect Counter	27
	5.24 False Carrier Sense Counter	
	5.25 NWay Test Register	
	5.26 RX ER Counter	
	5.27 CS Configuration Register	
	5.28 Config5: Configuration Register 5	
6.	MC'97 Controller Register and Descriptor Descriptions	
	6.1 The Starting Descriptor Index for LINE-Out	
	6.2 The Current Descriptor Index for LINE-Out	30
	6.3 The Last Descriptor Index for LINE-Out	
	6.4 LINE-Out DMA Status Register	31
	6.5 LINE-Out DMA Control Register	31
	6.6 Residual Samples Count in Current LINE-Out Descriptor Register	31
	6.7 LINE-Out Descriptor Base Address Register	32
	6.8 The Starting Descriptor Index for LINE-In	32
	6.9 The Current Descriptor Index for LINE-In	32
	6.10 The Last Descriptor Index for LINE-In	
	6.11 LINE-In DMA Status Register	
	6.12 LINE-In DMA Control Register	
	6.13 Residual Samples Count in Current LINE-In Descriptor Register	
	6.14 Line-In Descriptor Base Address Register	
	6.15 MC'97-Link Control Register	
	6.16 MC'97-Link Status and Index Register	
	6.17 AC-Link Data Port	
	6.18 GPIO Control to MC'97	
	6.19 Real Time GPIO Input Data From MC'97	
	6.20 Interrupt Status Register	
	6.21 PCI GPIO Setup Register	
	6.22 PCI GPIO Status Register	
	6.23 Context For Line-Out Descriptor	
	6.24 Context For Line-In Descriptor	
_	6.25 Descriptor Definition	
7.	()	
	7.1 Summary of RTL8101L's EEPROM registers	
0	7.2 Summary of EEPROM Power Management registers	
8.	PCI Configuration Space Registers	45



8.5 VPD (Vital Product Data)......53 9. Block Diagram54 10. Functional Description55

10.12.1 10/100 Mbps Link Monitor..... 57 11. Application Diagram...... 59

RTL8101L

- -

www.DataSheet.in



1. Features:

1.1 Ethernet Controller Features:

- 100 pin LQFP
- Integrated Fast Ethernet MAC, Physical chip and transceiver in one chip
- 10 Mb/s and 100 Mb/s operation
- Supports 10 Mb/s and 100 Mb/s N-way Auto-negotiation operation
- PCI local bus single-chip Fast Ethernet controller
 - ♦ Compliant to PCI Revision 2.2
 - ♦ Supports PCI clock 16.75MHz-40MHz
 - ♦ Supports PCI target fast back-to-back transaction
 - Provides PCI bus master data transfers and PCI memory space or I/O space mapped data transfers of RTL8101L's operational registers
 - Supports PCI VPD (Vital Product Data)
 - ♦ Supports ACPI, PCI power management
- Supports 25MHz crystal or 25MHz OSC as the internal clock source. The frequency deviation of either crystal or OSC must be within 50 PPM.
- Compliant to PC99/PC2001 standard
- Supports Wake-On-LAN function and remote wake-up (Magic Packet*, LinkChg and Microsoft[®] wake-up frame)
- Supports 4 Wake-On-LAN (WOL) signals (active high, active low, positive pulse, and negative pulse)
- Supports auxiliary power-on internal reset, for remote

1.2 MC'97 Controller Features:

- MC'97 compatible digital controller chip
- PCI local bus single-chip Fast Ethernet controller
- 32-bit PCI bus master and PCI v 2.2 compliant
- PCI Bus Power Management Interface Specification v 1.1 compliant
- High performance bus master DMA for data transfer
- AC'97 v 2.2 compliant

wake-up when main power remains off

- Supports auxiliary power auto-detect, and sets the related capability of power management registers in PCI configuration space
- Includes a programmable PCI burst size and early Tx/Rx threshold
- Supports a 32-bit general-purpose timer with the external PCI clock as clock source to generate timer-interrupt
- Contains two large (2Kbyte) independent receive and transmit FIFOs
- Advanced power saving mode when LAN function or wakeup function is not used
- Uses 93C46 (64*16-bit EEPROM) to store resource configuration, ID parameter, and VPD data
- Supports LED pins for various network activity indications
- Supports loopback capability
- Half/Full duplex capability
- Supports Full Duplex Flow Control (IEEE 802.3x)
- 3.3V power supply, 3.3V and 5V I/O tolerance
- Interface for 128K byte (max) Boot ROM for both EEPROM and Flash Memory.
- Supports 16-bit modem line (LINE1)
- Full-duplex operation for simultaneous LINE1 transactions
- Low latency GPIO updated
- 8 double-WORD (16 samples) FIFO depth for each bus master of LINE1-OUT/IN
- 3.3V power supply, 3.3V and 5V I/O tolerance

Downloaded from Elcodis.com electronic components distributor



2. General Description

The Realtek RTL8101L is a highly integrated and cost-effective single-chip Fast Ethernet controller that provides 32-bit performance, PCI bus master capability, and full compliance with IEEE 802.3u 100Base-TX specifications and IEEE 802.3x Full Duplex Flow Control. It also supports the Advanced Configuration Power management Interface (ACPI), PCI power management for modern operating systems that are capable of Operating System Directed Power Management (OSPM) to achieve the most efficient power management possible. The RTL8101L no longer supports CardBus mode as RTL8139C does.

In addition to the ACPI feature, the RTL8101L also supports remote wake-up (including AMD Magic Packet, LinkChg, and Microsoft[®] wake-up frame) in both ACPI and APM environments. The RTL8101L is capable of performing an internal reset through the application of auxiliary power. When auxiliary power is applied and the main power remains off, the RTL8101L is ready and waiting for the Magic Packet or Link Change to wake the system up. Also, the LWAKE pin provides 4 different output signals including active high, active low, positive pulse, and negative pulse. The versatility of the RTL8101L LWAKE pin provides motherboards with Wake-On-LAN (WOL) functionality.

The RTL8101L also supports Analog Auto-Power-down, that is, the analog part of the RTL8101L can be shut down temporarily according to user requirements or when the RTL8101L is in a power down state with the wakeup function disabled. In addition, when the analog part is shut down and the IsolateB pin is low (i.e. the main power is off), then both the analog and digital parts stop functioning and the power consumption of the RTL8101L will be negligible. The RTL8101L also supports an auxiliary power auto-detect function, and will auto-configure related bits of their own PCI power management registers in PCI configuration space.

PCI Vital Product Data (VPD) is also supported to provide the information that uniquely identifies hardware (i.e., the OEM brand name of RTL8101L LAN card). The information may consist of part number, serial number, and other detailed information.

To provide cost down support, the RTL8101L is capable of using a 25MHz crystal or OSC as its internal clock source.

The RTL8101L keeps network maintenance costs low and eliminates usage barriers. It is the easiest way to upgrade a network from 10 to 100Mbps. It also supports full-duplex operation, making 200Mbps bandwidth possible at no additional cost. To improve compatibility with other brands' products, the RTL8101L is also capable of receiving packets with InterFrameGap no less than 40 Bit-Time. The RTL8101L is highly integrated and requires no "glue" logic or external memory.


The RTL8101L includes a PCI and Expansion Memory Share Interface (Realtek patent) for a boot ROM and can be used in diskless workstations, providing maximum network security and ease of management.

Downloaded from Elcodis.com electronic components distributor



RTL8101L

3. Pin Assignment





4. Pin Description

Note that some pins have multiple functions. Refer to the Pin Assignment diagram for a graphical representation.

4.1 Power Management/Isolation Interface

Symbol	Туре	Pin No	Description
PMEB	O/D	57	Power management event: Open drain, active low. Used by the
(PME#)			RTL8101L to request a change in its current power management state
			and/or to indicate that a power management event has occurred.
ISOLATEB	Ι	74	Isolate pin: Active low. Used to isolate the RTL8101L from the PCI
(ISOLATE#)			bus. The RTL8101L does not drive its PCI outputs (excluding PME#)
			and does not sample its PCI input (including RST# and PCICLK) as long
			as the Isolate pin is asserted.
LWAKE	0	64	LAN WAKE-UP signal: This signal is used to inform the motherboard
			to execute the wake-up process. The motherboard must support
			Wake-On-LAN (WOL). There are 4 choices of output, including active
			high, active low, positive pulse, and negative pulse, that may be asserted
			from the LWAKE pin. Please refer to the LWACT bit in the CONFIG1
			register and the LWPTN bit in the CONFIG4 register for the setting of
			this output signal. The default output is an active high signal.
			Once a PME event is received, the LWAKE and PMEB assert at the
			same time when the LWPME (bit4, CONFIG4) is set to 0. If the
			LWPME is set to 1, the LWAKE asserts only when the PMEB asserts
			and the ISOLATEB is low.
			This pin is a 3.3V signaling output pin.

4.2 PCI Interface

Symbol	Туре	Pin No	Description
AD31-0	T/S	85-87, 89, 91-93, 96,	PCI address and data multiplexed pins. AD31-24 are shared with
		8-15, 28-30, 32-36,	BootROM data pins, while AD16-0 are shared with BootROM address
		39-43, 45-47	pins.
C/BE3-0	T/S	84, 17, 27, 38	PCI bus command and byte enables multiplexed pins.
CLK	Ι	97	Clock: This PCI Bus clock provides timing for all transactions and bus
			phases, and is input to PCI devices. The rising edge defines the start of
			each phase. The clock frequency ranges from 0 to 33MHz.
DEVSELB	S/T/S	21	Device select: As a bus master, the RTL8101L samples this signal to
			insure that a PCI target recognizes the destination address for the data
			transfer. As a target, the RTL8101L asserts this signal low when it
			recognizes its target address after FRAMEB is asserted.
FRAMEB	S/T/S	18	Cycle frame: As a bus master, this pin indicates the beginning and
			duration of an access. FRAMEB is asserted low to indicate the start of a
			bus transaction. While FRAMEB is asserted, data transfer continues.
			When FRAMEB is deasserted, the transaction is in the final data phase.
			As a target, the device monitors this signal before decoding the address
			to check if the current transaction is addressed to it.
GNTB	Ι	82	Grant: This signal is asserted low to indicate to the RTL8101L that the
			central arbiter has granted ownership of the bus to the RTL8101L. This
			input is used when the RTL8101L is acting as a bus master.
REQB	T/S	83	Request: The RTL8101L will assert this signal low to request the
			ownership of the bus from the central arbiter.



IDSEL	Ι	98	Initialization device select : This pin allows the RTL8101L to identify when configuration read/write transactions are intended for it.
INTAB	O/D	80	INTAB: Used to request an interrupt. It is asserted low when an
			interrupt condition occurs, as defined by the Interrupt Status, Interrupt Mask and Interrupt Enable registers.
IRDYB	S/T/S	19	Initiator ready : This indicates the initiating agent's ability to complete the current data phase of the transaction.
			As a bus master, this signal will be asserted low when the RTL8101L is ready to complete the current data phase transaction. This signal is used in
			conjunction with the TRDYB signal. Data transaction takes place at the
			rising edge of CLK when both IRDYB and TRDYB are asserted low. As a target, this signal indicates that the master has put data on the bus.
TRDYB	S/T/S	20	Target ready: This indicates the target agent's ability to complete the
			current phase of the transaction.
			As a bus master, this signal indicates that the target is ready for the data
			during write operations and with the data during read operations. As a
			target, this signal will be asserted low when the (slave) device is ready to complete the current data phase transaction. This signal is used in
			conjunction with the IRDYB signal. Data transaction takes place at the
DAD	TT / O	24	rising edge of CLK when both IRDYB and TRDYB are asserted low.
PAR	T/S	24	Parity: This signal indicates even parity across AD31-0 and C/BE3-0 including the PAR pin. As a master, PAR is asserted during address and
			write data phases. As a target, PAR is asserted during read data phases.
PERRB	S/T/S	25	Parity error: When the RTL8101L is the bus master and a parity error
			is detected, the RTL8101L asserts both SERR bit in ISR and Configuration Space command bit 8 (SERRB enable). Next, it
			completes the current data burst transaction, then stops operation and
			resets itself. After the host clears the system error, the RTL8101L
			continues its operation.
			When the RTL8101L is the bus target and a parity error is detected, the
SERRB	O/D	26	RTL8101L asserts this PERRB pin low. System error: If an address parity error is detected and Configuration
SERIES	0/2	20	Space Status register bit 15 (detected parity error) is enabled,
			RTL8101L asserts both SERRB pin low and bit 14 of Status register in
STOPB	S/T/S	23	Configuration Space. Stop: Indicates the current target is requesting the master to stop the
51010	5/1/5	25	current transaction.
RSTB	Ι	81	Reset: When RSTB is asserted low, the RTL8101L performs internal
			system hardware reset. RSTB must be held for a minimum of 120 ns.

4.3 EEPROM Interface

Symbol	Туре	Pin No	Description
AUX/EEDI	I/O	53	1. Aux. Power Detect: This pin is used to notify the RTL8101L of the existence of Aux. power during initial power-on or a PCI reset. This pin should be pulled high to the Aux. power via a resistor to detect the Aux. power. Doing so, will enable wakeup support from ACPI D3 cold or APM power-down. If this pin is not pulled high, the RTL8101L assumes that no Aux. power exists.
EESK	0	54	2. The MA2-0 pins are switched to EESK, EEDI, EEDO in 93C46 programming or auto-load mode.
EEDO	O, I	52	



EECS 0 55 EEPROM chip select

4.4 Power Pins

Symbol	Туре	Pin No	Description
VDD	Р	6, 22, 37, 49, 90, 95	+3.3V (Digital)
AVDD	Р	59, 70, 75	+3.3V (Analog)
VDD25	Р	48, 94	+2.5V (Digital)
AVDD25	Р	58	+2.5V (Analog)
DGND	Р	2, 16, 31, 44, 88	Digital Ground
AGND	р	62, 66, 73	Analog Ground

4.5 LED Interface

Symbol	Туре	Pin No			Ι	Description		
LED0, 1, 2	0	78, 77, 76	LED	LED pins				
				LEDS1-0	00	01	10	11
				LED0	TX/RX	TX/RX	TX	Link10/ ACT
				LED1	LINK100	LINK10/100	LINK10/100	Link100/ ACT
				LED2	LINK10	FULL	RX	Full
			Duri	ing power do	wn mode, the	LEDs are OF	FF.	
						a 10K resist 6 is not neces		101L runs in

4.6 Attachment Unit Interface

Symbol	Туре	Pin No	Description
TXD+	0	72	100/10BASE-T transmit (Tx) data
TXD-	0	71	
RXIN+	Ι	68	100/10BASE-T receive (Rx) data
RXIN-	Ι	67	
X1	Ι	61	25 MHz crystal/OSC input
X2	0	60	Crystal feedback output: This output is used in crystal connection only. It
			must be left open when X1 is driven with an external 25 MHz oscillator.

4.7 AC-Link Pins

Symbol	Туре	Pin No	Description	
AC_RSTB	0	1	MC'97 Reset: Hardware reset to Codec.	
AC_SYNC	0	3	MC'97 SYNC: 48Khz fixed rate sample sync to Codec.	
AC_DOUT	0	4	MC'97 Serial Data Out: Serial data output to Codec.	
AC_DIN	Ι	5	MC'97 Serial Data In: Serial data input from Codec.	
AC_BCK	Ι	7	MC'97 Bit Clock: 12.288Mhz serial data clock generated by Codec.	
INTBB	O/D	79	INTBB is used for function 1 device (Modem) to request an interrupt.	
GPIO0	I/O	100	General Purpose I/O pins: Both can be programmed as input or output by	
GPIO1	I/O	99	bit0-1 of PCI GPIO Setup Register.	



RTL8101L



4.8 Test and Other Pins

Symbol	Туре	Pin No	Description
RTT3	TEST	63	Chip test pin.
RTSET	I/O	65	This pin must be pulled low by a resistor. Please refer to the application circuit for the correct value.
CLKRUNB	I/O	50	Clock run: This signal is used by the RTL8101L to request starting (or speeding up) the clock, CLK. CLKRUNB also indicates the clock status. For the RTL8101L, CLKRUNB is an open drain output as well as an input. The RTL8101L requests the central resource to start, speed up, or maintain the interface clock by the assertion of CLKRUNB. For the host system, it is an S/T/S signal. The host system (central resource) is responsible for maintaining CLKRUNB asserted, and for driving it high to the negated (deasserted) state.
ROMCS/OEB	0	51	ROM Chip select and output enable: This is the chip select signal and output enable of the Boot PROM.
NC	-	56, 69	Reserved

5. Ethernet Controller Register Descriptions

The RTL8101L provides the following set of operational registers mapped into PCI memory space or I/O space.

Ethernet Registers					
Offset	R/W	Tag	Description		
0000h	R/W	IDR0	ID Register 0: ID registers 0-5 are only permitted to read/write by		
			4-byte access. Read access can be byte, word, or double word access.		
			The initial value is autoloaded from EEPROM EthernetID field.		
0001h	R/W	IDR1	ID Register 1		
0002h	R/W	IDR2	ID Register 2		
0003h	R/W	IDR3	ID Register 3		
0004h	R/W	IDR4	ID Register 4		
0005h	R/W	IDR5	ID Register 5		
0006h-0007h	-	-	Reserved		
0008h	R/W	MAR0	Multicast Register 0: The MAR register0-7 are only permitted to		
			read/write by 4-byte access. Read access can be byte, word, or double		
			word access. Driver is responsible for initializing these registers.		
0009h	R/W	MAR1	Multicast Register 1		
000Ah	R/W	MAR2	Multicast Register 2		
000Bh	R/W	MAR3	Multicast Register 3		
000Ch	R/W	MAR4	Multicast Register 4		
000Dh	R/W	MAR5	Multicast Register 5		
000Eh	R/W	MAR6	Multicast Register 6		
000Fh	R/W	MAR7	Multicast Register 7		
0010h-0013h	R/W	TSD0	Transmit Status of Descriptor 0		
0014h-0017h	R/W	TSD1	Transmit Status of Descriptor 1		
0018h-001Bh	R/W	TSD2	Transmit Status of Descriptor 2		
001Ch-001Fh	R/W	TSD3	Transmit Status of Descriptor 3		
0020h-0023h	R/W	TSAD0	Transmit Start Address of Descriptor 0		
0024h-0027h	R/W	TSAD1	Transmit Start Address of Descriptor 1		
0028h-002Bh	R/W	TSAD2	Transmit Start Address of Descriptor 2		
002Ch-002Fh	R/W	TSAD3	Transmit Start Address of Descriptor 3		
0030h-0033h	R/W	RBSTART	Receive (Rx) Buffer Start Address		
0034h-0035h	R	ERBCR	Early Receive (Rx) Byte Count Register		
0036h	R	ERSR	Early Rx Status Register		
0037h	R/W	CR	Command Register		
0038h-0039h	R/W	CAPR	Current Address of Packet Read		
003Ah-003Bh	R	CBR	Current Buffer Address: The initial value is 0000h. It reflects total		
	-		received byte-count in the Rx buffer.		
003Ch-003Dh	R/W	IMR	Interrupt Mask Register		
003Eh-003Fh	R/W	ISR	Interrupt Status Register		
0040h-0043h	R/W	TCR	Transmit (Tx) Configuration Register		
0044h-0047h	R/W	RCR	Receive (Rx) Configuration Register		
0048h-004Bh	R/W	TCTR	Timer CounT Register: This register contains a 32-bit		
			general-purpose timer. Writing any value to this 32-bit register will		
00401-00451	D/117	MOG	reset the original timer and begin to count from zero.		
004Ch-004Fh	R/W	MPC	Missed Packet Counter: Indicates the number of packets discarded		
			due to Rx FIFO overflow. It is a 24-bit counter. After s/w reset, MPC is		
			cleared. Only the lower 3 bytes are valid.		
0050h	R/W	024600	When written any value, MPC will be reset also.		
0030h	K/ W	9346CR	93C46 Command Register		



0051h	R/W	CONFIG0	Configuration Register 0					
0052h	R/W	CONFIG1	Configuration Register 1					
0053H	-	-	Reserved					
0054h-0057h	R/W	TimerInt	Timer Interrupt Register: Once having written a nonzero value to					
			this register, the Timeout bit of the ISR register will be set whenever					
			the TCTR reaches to this value. The Timeout bit will never be set as					
			long as the TimerInt register is zero.					
0058h	R/W	MSR	Media Status Register					
0059h	R/W	CONFIG3	Configuration register 3					
005Ah	R/W	CONFIG4	Configuration register 4					
005Bh	-	-	Reserved					
005Ch-005Dh	R/W	MULINT	Multiple Interrupt Select					
005Eh	R	RERID	PCI Revision ID = 10h.					
005Fh	-	-	Reserved.					
0060h-0061h	R	TSAD	Transmit Status of All Descriptors					
0062h-0063h	R/W	BMCR	Basic Mode Control Register					
0064h-0065h	R	BMSR	Basic Mode Status Register					
0066h-0067h	R/W	ANAR	Auto-Negotiation Advertisement Register					
0068h-0069h	R	ANLPAR	Auto-Negotiation Link Partner Register					
006Ah-006Bh	R	ANER	Auto-Negotiation Expansion Register					
006Ch-006Dh	R	DIS	Disconnect Counter					
006Eh-006Fh	R	FCSC	False Carrier Sense Counter					
0070h-0071h	R/W	NWAYTR	N-way Test Register					
0072h-0073h	R	REC	RX ER Counter					
0074h-0075h	R/W	CSCR	CS Configuration Register					
0076-0077h	-	-	Reserved.					
0078h-007Bh	R/W	PHY1_PARM	PHY parameter 1					
007Ch-007Fh	R/W	TW PARM	Twister parameter					
0080h	R/W	PHY2_PARM	PHY parameter 2					
0081-0083h	-	-	Reserved					
0084h	R/W	CRC0	Power Management CRC register0 for wakeup frame 0					
0085h	R/W	CRC1	Power Management CRC register1 for wakeup frame 1					
0086h	R/W	CRC2	Power Management CRC register2 for wakeup frame 2					
0087h	R/W	CRC3	Power Management CRC register3 for wakeup frame 3					
0088h	R/W	CRC4	Power Management CRC register4 for wakeup frame 4					
0089h	R/W	CRC5	Power Management CRC register5 for wakeup frame 5					
008Ah	R/W	CRC6	Power Management CRC register6 for wakeup frame 6					
008Bh	R/W	CRC7	Power Management CRC register7 for wakeup frame 7					
008Ch-0093h	R/W	Wakeup0	Power Management wakeup frame0 (64bit)					
0094h-009Bh	R/W	Wakeup1	Power Management wakeup frame1 (64bit)					
009Ch-00A3h	R/W	Wakeup2	Power Management wakeup frame2 (64bit)					
00A4h-00ABh	R/W	Wakeup3	Power Management wakeup frame3 (64bit)					
00ACh-00B3h	R/W	Wakeup4	Power Management wakeup frame4 (64bit)					
00B4h-00BBh	R/W	Wakeup5	Power Management wakeup frame5 (64bit)					
00BCh-00C3h	R/W	Wakeup6	Power Management wakeup frame6 (64bit)					
00C4h-00CBh	R/W	Wakeup7	Power Management wakeup frame7 (64bit)					
00CCh	R/W	LSBCRC0	LSB of the mask byte of wakeup frame0 within offset 12 to 75					
00CDh	R/W	LSBCRC1	LSB of the mask byte of wakeup frame1 within offset 12 to 75					
00CEh	R/W	LSBCRC2	LSB of the mask byte of wakeup frame2 within offset 12 to 75					
00CFh	R/W	LSBCRC3	LSB of the mask byte of wakeup frame3 within offset 12 to 75					
00D0h	R/W	LSBCRC4	LSB of the mask byte of wakeup frame4 within offset 12 to 75					
00D1h	R/W	LSBCRC5	LSB of the mask byte of wakeup frame5 within offset 12 to 75					
00D2h	R/W	LSBCRC6	LSB of the mask byte of wakeup frame6 within offset 12 to 75					



00D3h	R/W	LSBCRC7	LSB of the mask byte of wakeup frame7 within offset 12 to 75
00D4h-00D7h	-	-	Reserved.
00D8h	R/W	Config5	Configuration register 5
00D9h-00FFh	-	-	Reserved.

5.1 Receive Status Register in Rx packet header

Bit	R/W	Symbol	Description			
15	R	MAR	Multicast Address Received: This bit set to 1 indicates that a multicast			
			packet is received.			
14	R	PAM	Physical Address Matched: This bit set to 1 indicates that the destination			
			address of this packet matches the value written in ID registers.			
13	R	BAR	Broadcast Address Received: This bit set to 1 indicates that a broadcast			
			packet is received. BAR, MAR bit will not be set simultaneously.			
12-6	-	-	Reserved			
5	R	ISE	Invalid Symbol Error: (100BASE-TX only) This bit set to 1 indicates			
			that an invalid symbol was encountered during the reception of this packet.			
4	R	RUNT	Runt Packet Received: This bit set to 1 indicates that the received packet			
			length is smaller than 64 bytes (i.e. media header + data + $CRC \le 64$ bytes)			
3	R	LONG	Long Packet: This bit set to 1 indicates that the size of the received			
			packet exceeds 4k bytes.			
2	R	CRC	CRC Error: When set, indicates that a CRC error occurred on the			
			received packet.			
1	R	FAE	Frame Alignment Error: When set, indicates that a frame alignment			
			error occurred on this received packet.			
0	R	ROK	Receive OK: When set, indicates that a good packet is received.			

5.2 Transmit Status Register (TSD0-3)

(Offset 0010h-001Fh, R/W)

The read-only bits (CRS, TABT, OWC, CDH, NCC3-0, TOK, TUN) will be cleared by the RTL8101L when the Transmit Byte Count (bits 12-0) in the corresponding Tx descriptor is written. It is not affected when software writes to these bits. These registers are only permitted to write by double-word access. After a software reset, all bits except OWN bit are reset to "0".

Bit	R/W	Symbol	Description				
31	R	CRS	Carrier Sense Lost: This bit is set to 1 when the carrier is lost during				
			transmission of a packet.				
30	R	TABT	Transmit Abort: This bit is set to 1 if the transmission of a packet was				
			aborted. This bit is read only, writing to this bit is not affected.				
29	R	OWC	Out of Window Collision: This bit is set to 1 if the RTL8101L encountered				
			an "out of window" collision during the transmission of a packet.				
28	R	CDH	CD Heart Beat: The NIC watches for a collision signal (ie, CD				
			Heartbeat signal) during the first 6.4us of the interframe gap following a				
			transmission. This bit is set if the transceiver fails to send this signal.				
			This bit is cleared in the 100 Mbps mode.				
27-24	R	NCC3-0	Number of Collision Count: Indicates the number of collisions				
			encountered during the transmission of a packet.				
23-22	-	-	Reserved				
21-16	R/W	ERTXTH5-0	Early Tx Threshold: Specifies the threshold level in the Tx FIFO to				
			begin the transmission. When the byte count of the data in the Tx FIFO				
			reaches this level, (or the FIFO contains at least one complete packet) the				
			RTL8101L will transmit this packet.				
			000000 = 8 bytes				



			These fields count from 000001 to 111111 in unit of 32 bytes.
			This threshold must avoid exceeding 2K bytes.
15	R	TOK	Transmit OK: Set to 1 indicates that the transmission of a packet was
			completed successfully and no transmit underrun has occurred.
14	R	TUN	Transmit FIFO Underrun: Set to 1 if the Tx FIFO was exhausted
			during the transmission of a packet. The RTL8101L can re-transfer data
			if the Tx FIFO underruns and can also transmit the packet to the wire
			successfully even though the Tx FIFO underruns. That is, when
			TSD <tun>=1, TSD<tok>=0 and ISR<tok>=1 (or ISR<ter>=1).</ter></tok></tok></tun>
13	R/W	OWN	OWN: The RTL8101L sets this bit to 1 when the Tx DMA operation of
			this descriptor was completed. The driver must set this bit to 0 when the
			Transmit Byte Count (bits 0-12) is written. The default value is 1.
12-0	R/W	SIZE	Descriptor Size: The total size in bytes of the data in this descriptor. If
			the packet length is more than 1792 byte (0700h), the Tx queue will be
			invalid, i.e. the next descriptor will be written only after the OWN bit of
			that long packet's descriptor has been set.

5.3 ERSR: Early Rx Status Register

(Offset 0036h, R)

Bit	R/W	Symbol	Description
7-4	-	-	Reserved
3	R	ERGood	Early Rx Good packet: This bit is set whenever a packet is completely received and the packet is good. Writing a 1 to this bit will clear it.
2	R	ERBad	Early Rx Bad packet: This bit is set whenever a packet is completely received and the packet is bad. Writing a 1 to this bit will clear it.
1	R	EROVW	Early Rx OverWrite: This bit is set when the RTL8101L's local address pointer is equal to CAPR. In the early mode, this is different from buffer overflow. It happens that the RTL8101L detected an Rx error and wanted to fill another packet data from the beginning address of that error packet. Writing a 1 to this bit will clear it.
0	R	EROK	Early Rx OK: The power-on value is 0. It is set when the Rx byte count of the arriving packet exceeds the Rx threshold. After the whole packet is received, the RTL8101L will set ROK or RER in ISR and clear this bit simultaneously. Setting this bit will invoke a ROK interrupt.

5.4 Command Register

(Offset 0037h, R/W)

This register is used for issuing commands to the RTL8101L. These commands are issued by setting the corresponding bits for the function. A global software reset along with individual reset and enable/disable for transmitter and receiver are provided here.

Bit	R/W	Symbol	Description
7-5	-	-	Reserved
4	R/W	RST	Reset: Setting to 1 forces the RTL8101L to a software reset state which disables the transmitter and receiver, reinitializes the FIFOs, resets the system buffer pointer to the initial value (Tx buffer is at TSAD0, Rx buffer is empty). The values of IDR0-5 and MAR0-7 and PCI configuration space will have no changes. This bit is 1 during the reset operation, and is cleared to 0 by the RTL8101L when the reset operation is complete.



RTL8101L

3	R/W	RE	Receiver Enable: When set to 1, and the receive state machine is idle, the receive machine becomes active. This bit will read back as a 1 whenever the receive state machine is active. After initial power-up, software must insure that the receiver has completely reset before setting this bit.
2	R/W	TE	Transmitter Enable: When set to 1, and the transmit state machine is idle, then the transmit state machine becomes active. This bit will read back as a 1 whenever the transmit state machine is active. After initial power-up, software must insure that the transmitter has completely reset before setting this bit.
1	-	-	Reserved
0	R	BUFE	Buffer Empty: Rx Buffer Empty. There is no packet stored in the Rx buffer ring.

5.5 Interrupt Mask Register

(Offset 003Ch-003Dh, R/W)

Bit	R/W	Symbol	Description					
15	R/W	SERR	System error Interrupt: 1 => Enable, 0 => Disable.					
14	R/W	TimeOut	Time Out Interrupt: 1 => Enable, 0 => Disable.					
13	R/W	LenChg	Cable Length Change Interrupt: 1 => Enable, 0 => Disable.					
12-7	-	-	Reserved					
6	R/W	FOVW	Rx FIFO Overflow Interrupt: 1 => Enable, 0 => Disable.					
5	R/W	PUN/LinkChg	Packet Underrun/Link Change Interrupt: 1 => Enable, 0 => Disable.					
4	R/W	RXOVW	Rx Buffer Overflow Interrupt: 1 => Enable, 0 => Disable.					
3	R/W	TER	Transmit error Interrupt: 1 => Enable, 0 => Disable.					
2	R/W	TOK	Transmit OK Interrupt: 1 => Enable, 0 => Disable.					
1	R/W	RER	Receive Error Interrupt: 1 => Enable, 0 => Disable.					
0	R/W	ROK	Receive OK Interrupt: 1 => Enable, 0 => Disable.					

5.6 Interrupt Status Register

(Offset 003Eh-003Fh, R/W)

This register indicates the source of an interrupt when the INTA pin goes active. Enabling the corresponding bits in the Interrupt Mask Register (IMR) allows bits in this register to produce an interrupt. When an interrupt is active, one of more bits in this register are set to a "1". The interrupt Status Register reflects all current pending interrupts, regardless of the state of the corresponding mask bit in the IMR. Reading the ISR clears all interrupts. Writing to the ISR has no effect.

Bit	R/W	Symbol	Description						
15	R/W	SERR	System Error: Set to 1 when the RTL8101L signals a system error on						
			the PCI bus.						
14	R/W	TimeOut	Time Out: Set to 1 when the TCTR register reaches to the value of the						
			TimerInt register.						
13	R/W	LenChg	Cable Length Change: Cable length is changed after Receiver is enabled.						
12 - 7	-	-	Reserved						
6	R/W	FOVW	Rx FIFO Overflow: Set when an overflow occurs on the Rx status FIFO.						
5	R/W	PUN/LinkChg	Packet Underrun/Link Change: Set to 1 when CAPR is written but Rx						
			buffer is empty, or when link status is changed.						
4	R/W	RXOVW	Rx Buffer Overflow: Set when receive (Rx) buffer ring storage						
			resources have been exhausted.						
3	R/W	TER	Transmit (Tx) Error: Indicates that a packet transmission was aborted,						



			due to excessive collisions, according to the TXRR's setting.
2	R/W	TOK	Transmit (Tx) OK: Indicates that a packet transmission is completed successfully.
1	R/W	RER	Receive (Rx) Error: Indicates that a packet has either CRC error or frame alignment error (FAE). The collided frame will not be recognized as CRC error if the length of this frame is shorter than 16 byte.
0	R/W	ROK	Receive (Rx) OK: In normal mode, indicates the successful completion of a packet reception. In early mode, indicates that the Rx byte count of the arriving packet exceeds the early Rx threshold.

5.7 Transmit Configuration Register

(Offset 0040h-0043h, R/W)

This register defines the Transmit Configuration for the RTL8101L. It controls such functions as Loopback, Heartbeat, Auto Transmit Padding, programmable Interframe Gap, Fill and Drain Thresholds, and maximum DMA burst size.

Bit	R/W	Symbol	Description							
31	-	-	Reserved							
30-26	R	HWVERID_A	Hardware Vers							
				Bit30	Bit29	Bit28	Bit27	Bit26	Bit23	Bit22
			RTL8139	1	1	0	0	0	0	0
			RTL8139A	1	1	1	0	0	0	0
			RTL8139A-G	1	1	1	0	1	0	0
			RTL8139B	1	1	1	1	0	0	0
			RTL8130	1	1	1	1	0	0	0
			RTL8139C	1	1	1	0	1	0	0
			RTL8100	1	1	1	1	0	1	0
			RTL8100(B)/	1	1	1	0	1	0	1
			8102							
			RTL8139C+	1	1	1	0	1	1	0
			RTL8101L	1	1	1	0		1	1
			Reserved			Other	r combii	nation		
25-24	R/W	IFG1, 0	Interframe Gap Time: This field allows the user to adjust the interframe gap time below the standard: 9.6 us for 10Mbps, 960 ns for 100Mbps. The time can be programmed from 9.6 us to 8.4 us (10Mbps) and 960ns to 840ns (100Mbps). Note that any value other than (1, 1) will violate the IEEE 802.3 standard. The formula for the inter frame gap is: 10 Mbps8.4us + 0.4(IFG(1:0)) us 840ns + 40(IFG(1:0)) ns							
23-22	R	HWVERID_B	Hardware Vers	ion ID l	B					
21-19	-	-	Reserved							
18, 17	R/W	LBK1, LBK0	Loopback Test: There will be no packet on the TX+/- lines under the Loopback test condition. The loopback function must be independent of the link state. 00 : normal operation 01 : Reserved 10 : Reserved 11 : Loopback mode							
16	R/W	CRC	Append CRC: Setting to 1 means that there is no CRC appended at the end of a packet. Setting to 0 means that there is CRC appended at the end of a packet.							
15-11	-	-	Reserved							



RTL8101L

10-8	R/W	MXDMA2, 1, 0	Max DMA Burst Size per Tx DMA Burst: This field sets the maximum size of transmit DMA data bursts according to the following table: 000 = 16 bytes 001 = 32 bytes 010 = 64 bytes 011 = 128 bytes 100 = 256 bytes 101 = 512 bytes 110 = 1024 bytes 111 = 2048 bytes
7-4	R/W	TXRR	Tx Retry Count: These are used to specify additional transmission retries in multiple of 16(IEEE 802.3 CSMA/CD retry count). If the TXRR is set to 0, the transmitter will re-transmit 16 times before aborting due to excessive collisions. If the TXRR is set to a value greater than 0, the transmitter will re-transmit a number of times equals to the following formula before aborting: Total retries = $16 + (TXRR * 16)$ The TER bit in the ISR register or transmit descriptor will be set when the transmission fails and reaches to this specified retry count.
3-1	-	-	Reserved
0	W	CLRABT	Clear Abort: Setting this bit to 1 causes the RTL8101L to retransmit the packet at the last transmitted descriptor when this transmission was aborted, Setting this bit is only permitted in the transmit abort state.

5.8 Receive Configuration Register

(Offset 0044h-0047h, R/W)

This register is used to set the receive configuration for the RTL8101L. Receive properties such as accepting error packets, runt packets, setting the receive drain threshold etc. are controlled here.

Bit	R/W	Symbol	Description
31-28	-	-	Reserved
27-24	R/W	ERTH3, 2, 1, 0	Early Rx Threshold Bits: These bits are used to select the Rx threshold multiplier of the whole packet that has been transferred to the system buffer in early mode when the frame protocol is under the RTL8101L's definition.0000 = no early rx threshold $0001 = 1/16$ $0001 = 2/16$ 0010 = 2/16 $0001 = 3/16$ $0101 = 5/16$ 0100 = 4/16 $0101 = 5/16$ $0111 = 7/16$ 1000 = 8/16 $1001 = 9/16$ $1011 = 11/16$ 1000 = 10/16 $1011 = 11/16$ $1101 = 13/16$ 1100 = 12/16 $1101 = 13/16$ $1111 = 15/16$
23-18	-	-	Reserved
17	R/W	MulERINT	Multiple Early Interrupt Select: When this bit is set, any received packet invokes early interrupt according to MULINT <misr[11:0]> setting in early mode. When this bit is reset, the packets of familiar protocols (IPX, IP, NDIS, etc) invoke an early interrupt according to RCR<erth[3:0]> setting in early mode. The packets of unfamiliar protocols will invoke an early interrupt according to the setting of MULINT<misr[11:0]>.</misr[11:0]></erth[3:0]></misr[11:0]>
16	R/W	RER8	The RTL8101L receives the error packet whose length is larger than 8 bytes after setting the RER8 bit to 1.



	The RTL8101L receives the error packet larger than 64-byte long when the RER8 bit is cleared. The power-on default is zero. If AER or AR is set, the RER will be set when the RTL8101L receives an error packet whose length is larger than 8 bytes. The RER8 is "Don't care " in this situation.
--	---

18



	1		
15-13	R/W	RXFTH2, 1, 0	Rx FIFO Threshold: Specifies Rx FIFO Threshold level. When the number of the received data bytes from a packet, which is being received into the RTL8101L's Rx FIFO, has reached to this level (or the FIFO has contained a complete packet), the receive PCI bus master function will begin to transfer the data from the FIFO to the host memory. This field sets the threshold level according to the following table: 000 = 16 bytes 001 = 32 bytes 010 = 64 bytes 010 = 256 bytes 100 = 256 bytes 110 = 1024 bytes 111 = no rx threshold. The RTL8101L begins the transfer of data after having received a whole packet in the FIFO.
12-11	R/W	RBLEN1, 0	Rx Buffer Length: This field indicates the size of the Rx ring buffer. 00 = 8k + 16 byte 01 = 16k + 16 byte 10 = 32K + 16 byte
			11 = 64K + 16 byte
10-8	R/W	MXDMA2, 1, 0	Max DMA Burst Size per Rx DMA Burst: This field sets the maximum size of the receive DMA data bursts according to the following table: 000 = 16 bytes 001 = 32 bytes 010 = 64 bytes 011 = 128 bytes 100 = 256 bytes 101 = 512 bytes 110 = 1024 bytes 111 = unlimited
7	R/W	WRAP	When set to 0: The RTL8101L will transfer the rest of the packet data into the beginning of the Rx buffer if this packet has not been completely moved into the Rx buffer and the transfer has arrived at the end of the Rx buffer. When set to 1: The RTL8101L will keep moving the rest of the packet data into the memory immediately after the end of the Rx buffer, if this packet has not been completely moved into the Rx buffer and the transfer has arrived at the end of the Rx buffer. The software driver must reserve at least 1.5K bytes buffer to accept the remainder of the packet. We assume that the remainder of the packet is X bytes. The next packet will be moved into the memory from the X byte offset at the top of the Rx buffer. This bit is invalid when Rx buffer is selected to 64K bytes.
6	-	_	Reserved
5	R/W	AER	Accept Error Packet: When set to 1, all packets with CRC error, alignment error, and/or collided fragments will be accepted. When set to 0, all packets with CRC error, alignment error, and/or collided fragments will be rejected.
4	R/W	AR	Accept Runt: This bit allows the receiver to accept packets that are smaller than 64 bytes. The packet must be at least 8 bytes long to be accepted as a runt. Set to 1 to accept runt packets.
3	R/W	AB	Accept Broadcast packets: Set to 1 to accept, 0 to reject.
2	R/W	AM	Accept Multicast packets: Set to 1 to accept, 0 to reject.
1	R/W	APM	Accept Physical Match packets: Set to 1 to accept, 0 to reject.
0	R/W	AAP	Accept All Packets: Set to 1 to accept all packets with a physical
0	IX/ W	AAF	ACCEPT AIL LACKEDS. SUL TO I TO ACCEPT AIL PACKETS WITH A PHYSICAL



destination address, 0 to reject.

5.9 9346CR: 93C46 Command Register (Offset 0050h, R/W)

Bit	R/W	Symbol			Description	
7-6	R/W	EEM1-0	Operating 1	Operating Mode: These 2 bits select the RTL8101L operating mode.		
			EEM1	EEM0	Operating Mode	
			0	0	Normal (RTL8101L network/host communication mode)	
			0	1	Auto-load: Entering this mode will make the RTL8101L load the contents of 93C46 like when the RSTB signal is asserted. This auto-load operation will take about 2 ms. After it is completed, the RTL8101L goes back to the normal mode automatically (EEM1 = EEM0 = 0) and all the other registers are reset to default values.	
			1	0	93C46 programming: In this mode, both network and host bus master operations are disabled. The 93C46 can be directly accessed via bit3-0 which now reflect the states of EECS, EESK, EEDI, & EEDO pins respectively.	
			1	1	Config register write enable: Before writing to CONFIG0, 1, 3, 4 registers, and bit13, 12, 8 of BMCR(offset 62h-63h), the RTL8101L must be placed in this mode. This will prevent RTL8101L's configurations from accidental change.	
4-5	-	-	Reserved			
3	R/W	EECS	These bits reflect the state of EECS, EESK, EEDI & EEDO pins in			
2	R/W	EESK			programming mode.	
1	R/W	EEDI				
0	R	EEDO				

5.10 CONFIG 0: Configuration Register 0

(Offset 0051h, R/W)

Bit	R/W	Symbol	Description			
7	R	SCR	Scrambler M	ode: Alway	/s 0.	
6	R	PCS	PCS Mode: A	Always 0.		
5	R	T10	10 Mbps Mo	de: Always	0.	
4-3	R	PL1, PL0	Select 10 Mb	ps Medium	Type: Alv	ways $(PL1, PL0) = (1, 0)$
2-0	R	BS2, BS1, BS0	Select Boot R	OM size (A	utoloaded	from EEPROM)
			BS2	BS1	BS0	Description
			0	0	0	No Boot ROM
			0	0	1	8K Boot ROM
			0	1	0	16K Boot ROM
			0	1	1	32K Boot ROM
			1	0	0	64K Boot ROM
			1	0	1	128K Boot ROM
			1	1	0	unused
			1	1	1	unused
					•	· · · · · · · · · · · · · · · · · · ·

5.11 CONFIG 1: Configuration Register 1



(Offset 0052h, R/W)

Bit	R/W	Symbol	T			Description		
7-6	R/W	LEDS1-0	Refer t	Refer to LED PIN definition. These bits initial value come from 93C46.				
5	R/W	DVRLOAD	loaded MEME	Driver Load: Software may use this bit to make sure that the driver has been loaded. Writing 1 is 1. Writing 0 is 0. When the command register bits IOEN, MEMEN, and BMEN of the PCI configuration space are written, the RTL8101L will clear this bit automatically.				
4	R/W	LWACT	LWAKE active mode: The LWACT bit and LWPTN bit in CONFIG4 register are used to program the LWAKE pin's output signal. According to the combination of these two bits, there may be 4 choices of LWAKE signal, i.e., active high, active low, positive (high) pulse, and negative (low) pulse. The output pulse width is about 150ms. The default value of each of these two bits is 0, i.e., the default output signal of LWAKE pin is an active high signal.					
				LWAKE out	-	LWA	CT	
				-		0	1	
				LWPTN	0	Active high*	Active low	
				* Default value.	1	Positive pulse	Negative pulse	
3	R	MEMMAP	Mama		e one	rational registers are mapp	ed into PCI memory sna	Ce.
2	R	IOMAP				nal registers are mapped i		
1	R/W	VPD	Set to	enable Vital Pro		V 11		thin
0	R/W	PMEn	Set to enable Vital Product Data: The VPD data is stored in 93C46 from within offset 40h-7Fh. Power Management Enable: Writable only when 93C46CR register EEM1=EEM0=1 Let A denote the New_Cap bit (bit 4 of the Status Register) in the PCI Configuration space offset 06H. Let B denote the Cap_Ptr register in the PCI Configuration space offset 34H. Let C denote the Cap_ID (power management) register in the PCI Configuration space offset 50H. Let D denote the power management registers in the PCI Configuration space offset from 52H to 57H. Let E denote the Next_Ptr (power management) register in the PCI Configuration space offset 51H. PMEn Description 0 A=B=C=E=0, D not valid 1 A=1, B=50h, C=01h, D valid, E=0					

5.12 Media Status Register

(Offset 0058h, R/W)

(011500 0.	,				
Bit	R/W	Symbol	Description		
7	R/W	TXFCE/ LdTXFCE	Tx Flow Control Enable: The flow control is valid in full-duplex mode only. This register's default value comes from 93C46.		
			RTL8101L	Remote	TXFCE/LdTXFCE
			ANE = 1	NWAY FLY mode	R/O
			ANE = 1	NWAY mode only	R/W
			ANE = 1	No NWAY	R/W
			ANE = 0 &	-	R/W
			full-duplex mode		



RTL8101L

			ANE = 0 & - invalid half-duplex mode -
			NWAY FLY mode: NWAY with flow control capability
6	R/W	RXFCE	NWAY mode only: NWAY without flow control capability RX Flow control Enable: The flow control is enabled in full-duplex
Ū	10 10	iddi eL	mode only. The default value comes from 93C46.
5	-	-	Reserved
4	R	Aux_Status	Aux. Power present Status:
			1: The Aux. Power is present.
			0: The Aux. Power is absent.
			The value of this bit is fixed after each PCI reset.
3	R	SPEED_10	Speed: Set, when current media is 10 Mbps mode. Reset, when current
			media is 100 Mbps mode.
2	R	LINKB	Inverse of Link status. $0 = \text{Link OK}$. $1 = \text{Link Fail}$.
1	R	TXPF	Transmit Pause Flag: Set, when RTL8101L sends pause packet. Reset,
			when RTL8101L sends a timer done packet.
0	R	RXPF	Receive Pause Flag: Set, when RTL8101L is in backoff state because a pause packet was received. Reset, when pause state is clear.

5.13 CONFIG 3: Configuration Register3

(Offset 0059h, R/W)

Bit	R/W	Symbol	Description
7	R	GNTSel	 Gnt Select: Select the Frame's asserted time after the Grant signal has been asserted. The Frame and Grant are the PCI signals. 1: delay one clock from GNT assertion. 0: No delay
6	R/W	PARM_En	Parameter Enable: (Used in 100Mbps mode only) This set to 0 and the 9346CR register EEM1=EEM0=1 will enable the PHY1_PARM, PHY2_PARM, and TW_PARM registers to be written via software. This set to 1 will allow parameters to be auto-loaded from the 93C46 and disable writing to the PHY1_PARM, PHY2_PARM and TW_PARM registers via software. The PHY1_PARM and PHY2_PARM can be auto-loaded from the EEPROM in this mode. The parameter auto-load process is executed every time the Link is OK in 100Mbps mode.
5	R/W	Magic	 Magic Packet: This bit is valid when the PWEn bit of the CONFIG1 register is set. The RTL8101L will assert the PMEB signal to wakeup the operating system when the Magic Packet is received. Once the RTL8101L has been enabled for Magic Packet wakeup and has been put into adequate state, it scans all incoming packets addressed to the node for a specific data sequence, which indicates to the controller that this is a Magic Packet frame. A Magic Packet frame must also meet the basic requirements of: Destination address + Source address + data + CRC The destination address may be the node ID of the receiving station or a multicast address, which includes the broadcast address. The specific sequence consists of 16 duplications of 6 byte ID registers, with no breaks or interrupts. This sequence can be located anywhere within the packet, but must be preceded by a synchronization stream, 6 bytes of FFh. The device will also accept a multicast address, as long as the 16 duplications of the IEEE address match the address of the ID registers.



			If the Node ID is 11h 22h 33h 44h 55h 66h, then the magic frame's format is similar to the following: Destination address + source address + MISC + FF FF FF FF FF FF FF + MISC + 11 22 33 44 55 66 + 11 22 30
4	R/W	LinkUp	Link Up: This bit is valid when the PWEn bit of CONFIG1 register is
			set. The RTL8101L, in adequate power state, will assert the PMEB
			signal to wakeup the operating system when the cable connection is
			re-established.
3-1	-	-	Reserved
2	R	CLKRUN_En	CLKRUN Enable:
			1: Enable CLKRUN
			0: Disable CLKRUN
1	-	-	Reserved
0	R	FBtBEn	Fast Back to Back Enable: Set to 1 to enable Fast Back to Back.

5.14 CONFIG 4: Configuration Register4

(Offset 005Ah, R/W)

Bit	R/W	Symbol	Description
7	R/W	RxFIFOAutoClr	Set to 1, the RTL8101L will clear the Rx FIFO overflow automatically.
6	R/W	AnaOff	 Analog Power Off: This bit can not be auto-loaded from EEPROM (93C46). 1: Turn off the analog power of the RTL8101L internally. 0: Normal working state. This is also power-on default value.
5	R/W	LongWF	Long Wake-up Frame: The initial value comes from EEPROM autoload. Set to 1: The RTL8101L supports up to 5 wake-up frames, each with 16-bit CRC algorithm for MS Wakeup Frame, the low byte of 16-bit CRC should be placed at the correspondent CRC register, and the high byte of 16-bit CRC should be placed at the correspondent LSBCRC register. The wake-up frame 0 and 1 are the same as above, except that the masked bytes start from offset 0 to 63. The wake-up frame 2 and 3 are merged into one long wake-up frame respectively with masked bytes selected from offset 0 to 127. The wake-up frame 4 and 5, 6 and 7 are merged respectively into another 2 long wake-up frames. Please refer to 7.4 PCI Power Management functions for detailed description. Set to 0: The RTL8101L supports up to 8 wake-up frames, each with masked bytes selected from offset 12 to 75.
4	R/W	LWPME	LANWAKE vs PMEB: Set to 1: The LWAKE can only be asserted when the PMEB is asserted and the ISOLATEB is low. Set to 0: The LWAKE and PMEB are asserted at the same time.
3	-	-	Reserved
2	R/W	LWPTN	LWAKE pattern: Please refer to LWACT bit in CONFIG1 register.
1	-	-	Reserved
0	R/W	PBWakeup	 Pre-Boot Wakeup: The initial value comes from EEPROM autoload. 1: Pre-Boot Wakeup disabled. (suitable for CardBus and MiniPCI applications) 0: Pre-Boot Wakeup enabled.



5.15 Multiple Interrupt Select Register

(Offset 005Ch-005Dh, R/W)

If the received packet data is not a familiar protocol (IPX, IP, NDIS, etc.) to the RTL8101L, RCR<ERTH[3:0]> won't be used to transfer data in early mode. This register will be written to the received data length in order to make an early Rx interrupt for the unfamiliar protocol.

Bit	R/W	Symbol	Description
15-12	-	-	Reserved
11-0	R/W	MISR11-0	Multiple Interrupt Select: Indicates that the RTL8101L makes an rx interrupt after RTL8101L has transferred the byte data into the system memory. If the value of these bits is zero, there will be no early interrupt as soon as the RTL8101L prepares to execute the first PCI transaction of the received data. Bit1, 0 must be zero. The ERTH3-0 bits should not be set to 0 when the multiple interrupt select register is used.

The above is true when MulERINT=0 (bit17, RCR). When MulERINT=1, any received packet invokes early interrupt according to the MISR[11:0] setting in early mode.

5.16 PCI Revision ID

(Offset 005Eh, R)

	Bit	R/W	Symbol	Description
,	7-0	R	Revision ID	The value in PCI Configuration Space offset 08h is 10h.

5.17 Transmit Status of All Descriptors (TSAD) Register

(Offset 0060h-0061h, R/W)

Bit	R/W	Symbol	Description
15	R	TOK3	TOK bit of Descriptor 3
14	R	TOK2	TOK bit of Descriptor 2
13	R	TOK1	TOK bit of Descriptor 1
12	R	TOK0	TOK bit of Descriptor 0
11	R	TUN3	TUN bit of Descriptor 3
10	R	TUN2	TUN bit of Descriptor 2
9	R	TUN1	TUN bit of Descriptor 1
8	R	TUN0	TUN bit of Descriptor 0
7	R	TABT3	TABT bit of Descriptor 3
6	R	TABT2	TABT bit of Descriptor 2
5	R	TABT1	TABT bit of Descriptor 1
4	R	TABT0	TABT bit of Descriptor 0
3	R	OWN3	OWN bit of Descriptor 3
2	R	OWN2	OWN bit of Descriptor 2
1	R	OWN1	OWN bit of Descriptor 1
0	R	OWN0	OWN bit of Descriptor 0

5.18 Basic Mode Control Register



(Offset 0062h-0063h, R/W)

Bit	Name	Description/Usage	Default/Attribute
15	Reset	This bit sets the status and control registers of the PHY(register	0, RW
		0062-0074H) in a default state. This bit is self-clearing. $1 = $ software	
		reset; 0 = normal operation.	
14	-	Reserved	-
13	Spd_Set	This bit sets the network speed. $1 = 100$ Mbps; $0 = 10$ Mbps. This bit's	0, RW
		initial value comes from 93C46.	
12	Auto Negotiation	This bit enables/disables the NWay auto-negotiation function.	0, RW
	Enable	Set to 1 to enable auto-negotiation, bit13 will be ignored.	
	(ANE)	Set to 0 disables auto-negotiation, bit13 and bit8 will determine the	
		link speed and the data transfer mode, respectively.	
		This bit's initial value comes from 93C46.	
11-10	-	Reserved	-
9	Restart Auto	This bit allows the NWay auto-negotiation function to be reset.	0, RW
	Negotiation	1 = re-start auto-negotiation; $0 =$ normal operation.	
8	Duplex Mode	This bit sets the duplex mode. $1 = $ full-duplex; $0 = $ normal operation.	0, RW
		This bit's initial value comes from 93C46.	
		If $bit12 = 1$, read = status write = register value.	
		If $bit12 = 0$, read = write = register value.	
7-0	-	Reserved	-

5.19 Basic Mode Status Register

(Offset 0064h-0065h, R)

Bit	Name	Description/Usage	Default/Attribute
15	100Base-T4	1 = enable 100Base-T4 support;	0, RO
		0 = suppress 100Base-T4 support.	
14	100Base_TX_FD	1 = enable 100Base-TX full duplex support;	1, RO
		0 = suppress 100Base-TX full duplex support.	
13	100BASE_TX_H	1 = enable 100Base-TX half-duplex support;	1, RO
	D	0 = suppress 100Base-TX half-duplex support.	
12	10Base_T_FD	1 = enable 10Base-T full duplex support;	1, RO
		0 = suppress 10Base-T full duplex support.	
11	10_Base_T_HD	1 = enable 10Base-T half-duplex support;	1, RO
		0 = suppress 10Base-T half-duplex support.	
10-6	-	Reserved	-
5	Auto Negotiation	1 = auto-negotiation process completed;	0, RO
	Complete	0 = auto-negotiation process not completed.	
4	Remote Fault	1 = remote fault condition detected (cleared on read);	0, RO
		0 = no remote fault condition detected.	
3	Auto Negotiation	1 = Link had not been experienced fail state.	1, RD
		0 = Link had been experienced fail state	
2	Link Status	1 = valid link established;	0, RO
		0 = no valid link established.	
1	Jabber Detect	1 = jabber condition detected; $0 =$ no jabber condition detected.	0, RO
0	Extended	1 = extended register capability;	1, RO
	Capability	0 = basic register capability only.	

5.20 Auto-negotiation Advertisement Register



RTL8101L

(Offset 0066h-0067h, R/W)

Bit	Name	Description/Usage	Default/Attribute
15	NP	Next Page bit.	0, RO
		1 = transmitting the protocol specific data page;	
		0 = transmitting the primary capability data page	
14	ACK	1 = acknowledge reception of link partner capability data word.	0, RO
13	RF	1 = advertise remote fault detection capability;	0, RW
		0 = do not advertise remote fault detection capability.	
12-11	-	Reserved	-
10	Pause	1 = flow control is supported by local node.	The default value
		0 = flow control is not supported by local mode.	comes from
			EEPROM, RO
9	T4	1 = 100Base-T4 is supported by local node;	0, RO
		0 = 100Base-T4 not supported by local node.	
8	TXFD	1 = 100Base-TX full duplex is supported by local node;	1, RW
		0 = 100Base-TX full duplex not supported by local node.	
7	TX	1 = 100Base-TX is supported by local node;	1, RW
		0 = 100Base-TX not supported by local node.	
6	10FD	1 = 10Base-T full duplex supported by local node;	1, RW
		0 = 10Base-T full duplex not supported by local node.	
5	10	1 = 10Base-T is supported by local node;	1, RW
		0 = 10Base-T not supported by local node.	
4-0	Selector	Binary encoded selector supported by this node. Currently only	<00001>, RW
		CSMA/CD <00001> is specified. No other protocols are supported.	

5.21 Auto-Negotiation Link Partner Ability Register

(Offset 0068h-0069h, R)

Bit	Name	Description/Usage	Default/Attribute
15	NP	Next Page bit.	0, RO
		1 = transmitting the protocol specific data page;	
		0 = transmitting the primary capability data page	
14	ACK	1 = link partner acknowledges reception of local node's capability	0, RO
		data word.	
13	RF	1 = link partner is indicating a remote fault.	0, RO
12-11	-	Reserved	-
10	Pause	1 = Flow control is supported by link partner;	0, RO
		0 = Flow control is not supported by link partner	
9	T4	1 = 100Base-T4 is supported by link partner;	0, RO
		0 = 100Base-T4 not supported by link partner	
8	TXFD	1 = 100Base-TX full duplex is supported by link partner;	0, RO
		0 = 100Base-TX full duplex not supported by link partner	
7	TX	1 = 100Base-TX is supported by link partner;	0, RO
		0 = 100Base-TX not supported by link partner	
6	10FD	1 = 10Base-T full duplex is supported by link partner;	0, RO
		0 = 10Base-T full duplex not supported by link partner	
5	10	1 = 10Base-T is supported by link partner;	0, RO
		0 = 10Base-T not supported by link partner	
4-0	Selector	Link Partner's binary encoded node selector. Currently only	<00000>, RO
		CSMA/CD <00001> is specified.	



5.22 Auto-negotiation Expansion Register

(Offset 006Ah-006Bh, R)

This register contains additional status for NWay auto-negotiation.

Bit	Name	Description/Usage	Default/Attribute
15-5	-	Reserved. These bits are always set to 0.	-
4	MLF	Status indicating if a multiple link fault has occurred.	0, RO
		1 = fault occurred; $0 =$ no fault occurred.	
3	LP_NP_ABLE	Status indicating if the link partner supports Next Page negotiation.	0, RO
		1 = supported; $0 =$ not supported.	
2	NP_ABLE	This bit indicates if the local node is able to send additional Next	0, RO
		Pages.	
1	PAGE_RX	This bit is set when a new Link Code Word Page has been received.	0, RO
		The bit is automatically cleared when the auto-negotiation link	
		partner's ability register (register 5) is read by management.	
0	LP_NW_ABLE	1 = link partner supports NWay auto-negotiation.	0, RO

5.23 Disconnect Counter

(Offset 006Ch-006Dh, R)

Bit	Name	Description/Usage	Default/Attribute
15-0	DCNT	This 16-bit counter increments by 1 for every disconnect event. It	h'[0000],
		rolls over when becomes full. It is cleared to zero by read command.	R

5.24 False Carrier Sense Counter

(Offset 006Eh-006Fh, R)

Bit	Name	Description/Usage	Default/Attribute
15-0	FCSCNT	This 16-bit counter increments by 1 for each false carrier event. It is	h'[0000],
		cleared to zero by read command.	R

5.25 NWay Test Register

(Offset 0070h-0071h, R/W)

Bit	Name	Description/Usage	Default/Attribute
15-8	-	Reserved	-
7	NWLPBK	1 = set NWay to loopback mode.	0, RW
6-4	-	Reserved	-
3	ENNWLE	1 = LED0 Pin indicates linkpulse	0, RW
2	FLAGABD	1 = Auto-neg experienced ability detect state	0, RO
1	FLAGPDF	1 = Auto-neg experienced parallel detection fault state	0, RO
0	FLAGLSC	1 = Auto-neg experienced link status check state	0, RO

5.26 RX_ER Counter

(Offset 0072h-0073h, R)				
	Bit	Name	Description/Usage	Default/Attribute



15-0	RXERCNT	This 16-bit counter increments by 1 for each valid packet received.	h'[0000],
		It is cleared to zero by a read command.	R

5.27 CS Configuration Register

(Offset 0074h-0075h, R/W)

Bit	Name	Description/Usage	Default/Attribute
15	Testfun	1 = Auto-neg speeds up internal timer	0,WO
14-10	-	Reserved	-
9	LD	Active low TPI link disable signal. When low, TPI still transmits	1, RW
		link pulses and TPI stays in good link state.	
8	HEART BEAT	1 = HEART BEAT enable, 0 = HEART BEAT disable. HEART	1, RW
		BEAT function is only valid in 10Mbps mode.	
7	JBEN	1 = enable jabber function. $0 =$ disable jabber function	1, RW
6	F_LINK_100	Used to login force good link in 100Mbps for diagnostic purposes. 1	1, RW
		= DISABLE, 0 = ENABLE.	
5	F_Connect	Assertion of this bit forces the disconnect function to be bypassed. 0	
4	-	Reserved	
3	Con_status	This bit indicates the status of the connection. $1 =$ valid connected	0, RO
		link detected; 0 = disconnected link detected.	
2	Con_status_En	Assertion of this bit configures LED1 pin to indicate connection	0, RW
		status.	
1	-	Reserved -	
0	PASS_SCR	Bypass Scramble	0, RW

5.28 Config5: Configuration Register 5

(Offset 00D8h, R/W)

This register, unlike other Config registers, is not protected by 93C46 Command register. I.e. there is no need to enable Config register write prior to writing to Config5.

Bit	R/W	Symbol	Description
7	-	-	Reserved
6	R/W	BWF	Broadcast Wakeup Frame:
			1: Enable Broadcast Wakeup Frame with mask bytes of only DID
			field = FF FF FF FF FF FF.
			0: Default value. Disable Broadcast Wakeup Frame with mask bytes
			of only DID field = FF FF FF FF FF FF.
			The power-on default value of this bit is 0.
5	R/W	MWF	Multicast Wakeup Frame:
			1: Enable Multicast Wakeup Frame with mask bytes of only DID
			field, which is a multicast address.
			0: Default value. Disable Multicast Wakeup Frame with mask bytes
			of only DID field, which is a multicast address.
			The power-on default value of this bit is 0.
4	R/W	UWF	Unicast Wakeup Frame:
			1: Enable Unicast Wakeup Frame with mask bytes of only DID field,
			which is its own physical address.
			0: Default value. Disable Unicast Wakeup Frame with mask bytes of
			only DID field, which is its own physical address.
			The power-on default value of this bit is 0.
3	R/W	FIFOAddrPtr	FIFO Address Pointer: (Realtek internal use only to test FIFO SRAM)



			 1: Both Rx and Tx FIFO address pointers are updated in descending way from 1FFh and downwards. The initial FIFO address pointer is 1FFh. 0: (Power-on) default value. Both Rx and Tx FIFO address pointers are updated in ascending way from 0 and upwards. The initial FIFO address pointer is 0. Note: This bit does not participate in EEPROM auto-load. The FIFO address pointers can not be reset, except initial power-on. The power-on default value of this bit is 0.
2	R/W	LDPS	 Link Down Power Saving mode: 1: Disable. 0: Enable. When cable is disconnected (Link Down), the analog part will power down itself (PHY Tx part & part of twister) automatically except PHY Rx part and part of twister to monitor SD signal in case that cable is re-connected and Link should be established again.
1	R/W	LANWake	LANWake signal enable/disable: 1: Enable LANWake signal. 0: Disable LANWake signal.
0	R/W	PME_STS	PME_Status bit: Always sticky/can be reset by PCI RST# and software. 1: The PME_Status bit can be reset by PCI reset or by software. 0: The PME_Status bit can only be reset by software.

Config5 register, offset D8h: (SYM_ERR register is changed to Config5, the function of SYM_ERR register is no longer ≻ supported by RTL8101L.) The 3 bits (bit2-0) are auto-loaded from EEPROM Config5 byte to RTL8101L Config5 register.

⊳

6. MC'97 Controller Register and Descriptor Descriptions

	MC'97 Registers			
Offset	R/W	Tag	Description	
0000h	R/W		The Starting Descriptor Index for LINE1-Out	
0001h	R		The Current Descriptor Index for LINE1-Out	
0002h	R/W		The Last Descriptor Index for LINE1-Out	
0003h	R		LINE1-Out DMA Status Register	
0004h-0005h	R/W		LINE1-Out DMA Control Register	
0006h-0007h	R		Residual Samples Count in Current LINE1-Out Descriptor Register	
0008h-000Bh	-		Reserved	
000Ch-000Fh	R/W		LINE1-Out Descriptor Base Address Register	
0010h	R/W		The Starting Descriptor Index for LINE1-In	
0011h	R		The Current Descriptor Index for LINE1-In	
0012h	R/W		The Last Descriptor Index for LINE1-In	
0013h	R		LINE1-In DMA Status Register	
0014h-0015h	R/W		LINE1-In DMA Control Register	
0016h-0017h	R		Residual Samples Count in Current LINE1-In Descriptor Register	
0018h-001Bh	-		Reserved	
001Ch-001Fh	R/W		LINE1-In Descriptor Base Address Register	
0020h-0021h	R/W		AC-LINK Control register	
0022h-0023h	R/W		AC-LINK Status and Index register	
0024h-0025h	R/W		AC-LINK Data Port	
0026h-0027h	R/W		MC97 GPIO Control Register	
0028h-0029h	R		MC97 GPIO Status Register	
002Ah-002Bh	R/W		Interrupt Status Register	
002Ch-002Dh	R/W		PCI GPIO Setup Register (PCIGPIO)	
002Eh-002Fh	R/W		PCI GPIO Status Register (PCIGPIOSR)	

6.1 The Starting Descriptor Index for LINE-Out

(Offset 0000h, R/W)

Bit	R/W	Symbol	Description
7-5	-	-	Reserved
4-0	R/W	LO_SDILO	Assign the first descriptor to be run when LINE1-Out bus master starts.

6.2 The Current Descriptor Index for LINE-Out

(Offset 0001h, RO)

Bit	R/W	Symbol	Description
7-5	-	-	Reserved
4-0	R	LO_CDILO	Indicates the current descriptor been running.

6.3 The Last Descriptor Index for LINE-Out (Offset 0002h, R/W)

Bit	R/W	Symbol	Description
7-5	-	-	Reserved



4-0	R	LO_LDILO	Assign the last descriptor to be run. After the last transaction has been
			completed for this last descriptor, LINE-Out bus master should stop.

6.4 LINE-Out DMA Status Register (Offset 0003h, RO)

Bit	R/W	Symbol	Description
7-2	-	-	Reserved
1	R	LO_Curr_Last	Current descriptor is the last descriptor. This bit will be auto cleared
0	R	LO_LH	The LINE-Out bus master is not active or the last descriptor has finished
			transaction. This bit will be auto cleared by H/W when bus master is active.

6.5 LINE-Out DMA Control Register (Offset 0004h-0005h, R/W)

Bit	R/W	Symbol	Description
15-12	-	-	Reserved
11-8	R/W	LO_DMA_TH	LINE-OUT DMA Threshold Control: 0,1: When FIFO is empty, DMA will be triggered. 2,3: When sample number in FIFO < 2, DMA will be triggered.
			E,F: When sample number in FIFO < 14, DMA will be triggered. Once LINE1-Out DMA is triggered, DMA will continuously read from System memory until samples number in FIFO is equal to threshold.
7	R/W	LO_RS_DMA	Set to clear all registers (offset at 0000h ~ 0007h) related to DMA, and output FIFO should be flushed. This bit is auto cleared and should be set only when DMA is halted.
6-5	-	-	Reserved
4	R/W	FIFOUNIE	 FIFO Under-Run Interrupt Enable: 1: Enable interrupt caused by FIFO under-run. 0: Disable interrupt caused by FIFO under-run even the 'FIFO_un' is set.
3	R/W	LO_CDIE	Current Descriptor Interrupt Enable: 1: Enable interrupt caused by current descriptor has finished its transaction. 0: Disable interrupt caused by current descriptor even the 'Curr End' is set.
2	R/W	LO_LDIE	 Last Descriptor Interrupt Enable: 1: Enable interrupt caused by the last descriptor has finished its transaction. 0: Disable interrupt caused by the last descriptor even the 'Last_End' is set.
1	R/W	LO_PDMA	Pause LINE-Out DMA: 1: The LINE1-Out DMA is paused. FIFO request to PCI bus is frozen, residual data in FIFO send to AC-LINK is also froze, whether controller should continuously send the latest data before FIFO froze depends on the BU setting for descriptor. 0: resume DMA
0	R/W	LO_Start	 LINE-Out DMA Start/Stop: 1: Start bus master transaction, and the first descriptor assigned in "Starting Descriptor Index". 0: Stop bus master transaction

6.6 Residual Samples Count in Current LINE-Out Descriptor Register



(Offset 0006h - 0007h, R/W)

Bit	R/W	Symbol	Description
15-0	R	LO_RSS	The residual samples number should be read in system memory for
			current descriptor. (sample: a 16-bit word)

6.7 LINE-Out Descriptor Base Address Register

(Offset 000Ch - 000Fh, R/W)

Bit	R/W	Symbol	Description
31-2	R/W	LO_DBA	LINE-Out Descriptor Base Address [31:2]
1-0	R		LINE-Out Descriptor Base Address [1:0]. Hardwired to 0.

6.8 The Starting Descriptor Index for LINE-In

(Offset 0010h, R/W)

Bit	R/W	Symbol	Description
7-5	-	-	Reserved
4-0	R/W	LI_SDILI	Assign the first descriptor to be run when LINE-In bus master starts.

6.9 The Current Descriptor Index for LINE-In

(Offset 0011h, RO)

Bit	R/W	Symbol	Description
7-5	-	-	Reserved
4-0	R	LI_CDILI	Indicates the current descriptor been running.

6.10 The Last Descriptor Index for LINE-In

(Offset 0012h, R/W)

Bit	R/W	Symbol	Description
7-5	-	-	Reserved
4-0	R	LI_LDILI	Assign the last descriptor to be run. After the last transaction has been completed for this last descriptor, LINE-In bus master should stop.

6.11 LINE-In DMA Status Register

(Offset 0013h, RO)

Bit	R/W	Symbol	Description
7-2	-	-	Reserved
1	R	LI_Curr_Last	Current descriptor is the last descriptor. This bit will be auto cleared
0	R	LI_LH	The LINE-In bus master is not active or the last descriptor has finished transaction. This bit will be auto cleared by H/W when bus master is active.

6.12 LINE-In DMA Control Register

2003-05-28



(Offset 0014h-0015h, R/W)

Bit	R/W	Symbol	Description
15-12	-	-	Reserved
11-8	R/W	LI_DMA_TH	LINE-In DMA Threshold Control: 0,1: When FIFO is empty, DMA will be triggered. 2,3: When sample number in FIFO >= 2, DMA will be triggered.
			E,F: When sample number in FIFO >=14, DMA will be triggered. Once LINE-In DMA is triggered, DMA will continuously read from System memory until samples number in FIFO is equal to threshold.
7	R/W	LI_RS_DMA	Set to clear all registers (offset at $0010h \sim 0017h$) related to DMA, and output FIFO should be flushed. This bit is auto cleared and should be set only when DMA is halted.
6-5	-	-	Reserved
4	R/W	FIFOOVIE	 FIFO Over-Run Interrupt Enable: 1: Enable interrupt caused by FIFO over-run. 0: Disable interrupt caused by FIFO over-run even the 'FIFO_ov' is set.
3	R/W	LI_CDIE	Current Descriptor Interrupt Enable: 1: Enable interrupt caused by current descriptor has finished its transaction. 0: Disable interrupt caused by current descriptor even the 'Curr_End' is set.
2	R/W	LI_LDIE	Last Descriptor Interrupt Enable: 1: Enable interrupt caused by the last descriptor has finished its transaction. 0: Disable interrupt caused by the last descriptor even the 'Last_End' is set.
1	R/W	LI_PDMA	Pause LINE-In DMA: 1: The LINE1-In DMA is paused. FIFO send to PCI bus is frozen, data in FIFO received from AC-LINK is flushed, whether controller should continuously send the latest data before FIFO froze depends on the BU setting for descriptor. 0: resume DMA
0	R/W	LI_Start	LINE-In DMA Start/Stop:1: Start bus master transaction, and the first descriptor assigned in "Starting Descriptor Index".0: Stop bus master transaction

6.13 Residual Samples Count in Current LINE-In Descriptor Register

(Offset 0016h - 0017h, R/W)

Bit	R/W	Symbol	Description
15-0	R	LI_RSS	The residual samples number should be read in system memory for
			current descriptor. (sample: a 16-bit word)

6.14 Line-In Descriptor Base Address Register

(Offset 001Ch - 001Fh, R/W)

Bit	R/W	Symbol	Description
31-2	R/W	LI_DBA	LINE-In Descriptor Base Address [31:2].
1-0	R		LINE-In Descriptor Base Address [1:0]. Hardwired to 0.

• The LINE-In Descriptor Base Address (LI_DBA) points to the starting address of continuous 64 double WORD descriptor's DMA context stored in main memory.

6.15 MC'97-Link Control Register

(Offset 0020h-0021h, R/W)

Bit	R/W	Symbol	Description
15-8	-	-	Reserved
7	R/W	MCSDLB	1: MC97_SDATAIN source comes from MC97_SDATAOUT.
			0: Normal (MC97_SDATAIN source comes from MC97)
6	-	-	Reserved
5	R/W	ACLINK_WPE	AC-LINK Wake-up PME# Enable: 00
			1: Enable a PME# when MC'97 issues a wake-up event on MC-LINK.
			0: Disable
			If it is disabled, AC-LINK wake-up event doesn't set PME_Status
			(PCR4C.15), but AC-LINK wake-up event (ACLINK_WES) is still
4	D /117		indicated in INTSR.4.
4	R/W	ACLINK_WIE	AC-LINK Wake-up Interrupt Enable: 0
			1: Enable an interrupt when MC'97 issues a wake-up event on AC-LINK. 0: Disable
			If it is disabled, AC-LINK wake-up event doesn't trigger interrupt, but
			AC-LINK wake-up event (ACLINK WES) is still indicated in INTSR.4
3	R/W	ACLINK OFF	AC-LINK Shut Off: @
5	10 W	ACENTR_OTT	1: Drive all AC-LINK outputs low if AC97 BITCLK is stopped, also
			disable Line-In buffer. It's software's responsibility to set this bit after
			power-down MC'97 command to enable AC-LINK wake-up event
			function. It means that wake-up functions defined in bit[5:4] and
			ACLINK_WES (INTSR.4) will be effective when this bit is set.
			0: Normal operation
2	R/W	ACLINK_WRST	MC'97 Warm Reset:
			1: Writing a '1' to drive AC97_SYNC high at least 1.2us
			Writing a '1' to this bit only effective while AC97_BITCLK is stopped.
			If software wants to issue a warm reset while AC97_BITCLK is running,
			the write is ignored and this bit is unchanged.
			0: No effect (normal) <i>This bit is auto cleared by hardware after warm reset had been issued.</i>
1	R/W	ACLINK CRST	MC'97 Cold Reset:
1	IX/ VV	ACLINK_CROT	1: Writing a '1' to drive AC97 RESET# low at least 1.2 us.
			0: No effect (normal, AC97 RESET# kept as high.)
			This bit is auto set by hardware after cold reset had been issued.
0	R/W	GPIE	GPI Interrupt Enable:
-			1: The change on GPI Interrupt Status (AC-LINK status bit-0 of slot-12)
			will cause an interrupt on PCI interface.
			0: Interrupt is not generated even GPI Interrupt Status is set.

AC-LINK wake-up event: AC97_SDATAIN is resumed a high while AC-LINK signals are shut off.
 Bit 5 and bit 3 are sticky bits preserved by consuming power from Vaux.

6.16 MC'97-Link Status and Index Register

(Offset 0022h-0023h, R/W)

Bit	R/W	Symbol	Description
15	R	ACLINK_BZ	AC-LINK busy: 1: AC-LINK is busy on a MC'97 register read/write transaction. 0: No access is in progress
			It is set when controller is doing an AC-LINK read/write transaction, it is auto cleared by hardware after the transaction has been finished or



			AC-LINK Read Time-Out is set. Software should check this bit before
			doing an AC-LINK Read/Write command. Any written data into bit[7:0]
			before this bit is cleared by HW will be ignored.
14	R	MC_RDY	1: MC'97 is in ready state. This bit indicates the state of bit-15 in slot-0
			of AC97_SDATAIN.
			0: MC'97 is not ready.
13	R	ACLINK RTO	AC-LINK Read Time-Out:
		_	1: It is set when MC'97 doesn't response the read command in 4 AC-LINK
			frames. This bit is auto cleared by hardware when controller receive data
			from MC'97 in 4 frames since the read command has been issued.
			0: MC'97 read completed
			Or it is cleared when each time Command Bit (ACLINK_CB) is written.
12	R	ACLINK RD	AC-LINK Read Data is Available:
		_	1: The read data is available
			0: The read data is not available
			This bit is set after data has been get from AC-LINK, and is cleared
			when each time Command Bit (ACLINK CB) is written.
			This bit is also set when AC-LINK Read Time-Out is set, software
			should ignore the read back data in this case.
11-10	-	-	Reserved
9	R	GPIO BZ,	GPIO output data status:
		_ ,	1: Previous data has not been sent yet.
			0: Previous data had been sent.
			This bit is set by hardware after software writes data into GPIOCR and
			the transaction on SDATA-OUT slot-12 has not been finished. It is auto
			cleared by hardware after the transaction on SDATA-OUT slot-12 had
			been finished.
8	R	GPIO INT	GPIO Interrupt: @
		_	1: GPIO interrupt
			0: no GPIO interrupt
			This bit reflects the state of bit 0 in Slot 12 of SDATA-IN.
7	R/W	ACLINK CB	AC-LINK Command Bit:
			1: Read mixer command
			0: Write mixer command
6-0	R/W	ACLINK CIP	AC-LINK Mixer Command Index Port

• AC-LINK wake-up event: AC97_SDATAIN is resumed a high while AC-LINK signals are shut off.

②Bit 8 reflect the real time GPIO interrupt status on SDATA-IN from MC97. It is latched from SDATA-IN input slot 12 bit 0 when data is valid.

6.17 AC-Link Data Port

(Offset 0024h - 0025h, R/W)

R/W	Symbol	Description
R/W	ACLINK_DP	Write: 16 bits mixer data written to MC'97. Read: 16 bits mixer read from MC'97.

• The written data should be sent to MC97 when writing to ACLINK_CB.

② The read data is effective if ACLINK_RD=1 (AC-LINK data is available).

• It is mapped into different data port, any read from this port always get mixer data from MC97, not written data to MC97.

6.18 GPIO Control to MC'97



(Offset 0026h - 0027h, R/W)

Bit	R/W	Symbol	Description
15-0	R/W	GPIOOD	MC97's GPIO output data.

• Bit [15:0] control the GPIO [15:0] output of MC97. Bit 15~0 are sent on SDATA-OUT slot-12 bit 19 to bit 4.

Software should check ACSIR.9 (GPIO_Busy) before writing data. If GPIO_Busy is set by hardware and bit[15:0] are changed, any pending data will be overwritten.

6.19 Real Time GPIO Input Data From MC'97

(Offset 0028h - 0029h, RO)

Bit	R/W	Symbol	Description
15-0	R	GPIOID	MC97's GPIO input data.

• These bits reflect the real time GPIO input status on SDATA-IN from MC97. Bit 15~0 are latched from SDATA-IN input slot 12 bit 19~4 when data is valid.

② These bits are real-time updated according to SDATA-IN slot-12 in every frame.

6.20 Interrupt Status Register

(Offset 002Ah-002Bh, R/W)

Bit	R/W	Symbol	Description
15	R/W	SERR_IE	SERR# Interrupt Enable:
			1: Enable interrupt when RTL8101L signals SERR# on PCI bus
			0: Disable
14	R/W	SERR_IS	SERR# Interrupt Status:
			1: SERR# interrupt, RTL8101L signals SERR# on PCI bus.
			0: No SERR# interrupt.
			This controller will generate an SERR# interrupt when (SERR_IE=1) &
			(SERR# Status=1, Status[14] in configuration space).
			Write a '1' to clear this bit and its interrupt.
13-10	-	-	Reserved
9	R/W	PCIGPIO1_IS·	PCIGPIO1 Interrupt Status:
			1: PCIGPIO1 interrupt.
			0: No PCIGPIO1 interrupt.
			Write 1 to clear this status bit and its interrupt.
8	R/W	PCIGPIO0_IS	PCIGPIO0 Interrupt Status:
			1: PCIGPIO0 interrupt.
			0: No PCIGPIO0 interrupt.
			Write 1 to clear this status bit and its interrupt.
7	R/W	FIFO_ov	LINE-In's FIFO Over-run:
			1: FIFO error indicates a FIFO over-run. And it will cause an interrupt if
			theenable bit in Control Register is set. This bit and its interrupt should
			be cleared by written a '1'. The data received after overrun occurs will
			not come into FIFO.
6	R/W	LI_Curr_End	Completion of current LINE-In's descriptor:
			1: The current descriptor has sent the last sample to system memory. And
			it will cause an interrupt if the enable bit in Control Register is set. This
L			bit and its interrupt should be cleared by written a '1'.
5	R/W	LI_Last_End	Completion of the last LINE-In's descriptor:
			1: The last descriptor has sent the last sample to system memory. And it
			will cause an interrupt if the enable bit in Control Register is set. This bit
			and its interrupt should be cleared by written a '1'.



4	R/W	ACLINK_WES	AC-LINK Wake-up Event Status:
			1: AC-LINK wake-up event occurred.
			0: No wake-up event.
			This bit is set if ACLINK wake-up event is detected. This controller will
			generate an interrupt when (ACLINK_WES=1) & (ACLINK_WIE=1).
			Writing a '1' to clear this bit, and its interrupt.
			This bit will not be set when ACLINK Shut-Off (ACCR.3) is 0. Once it
			is set by an ACLINK wake-up event, it can only be cleared after
			ACLINK Shut-Off is cleared.
3	R/W	FIFO_un	LINE1-Out FIFO Under-run:
			1: FIFO error indicates a FIFO under-run. And it will cause an interrupt
			if the enable bit in LINE1-Out's Control Register is set. This bit and its
			interrupt should be cleared by written a '1'.
2	R/W	LO_Curr_End	Completion of current Line1-Out's descriptor:
			1: The current LINE1-Out's descriptor has got the last sample from
			system memory. And it will cause an interrupt if the enable bit in Control
			Register is set. This bit and its interrupt should be cleared by writting a
			·1'.
1	R/W	LO_Last_End	Completion of the last LINE1-Out's descriptor:
			1: The last descriptor has got the last sample from system memory. And
			it will cause an interrupt if the enable bit in Control Register is set. This
			bit and its interrupt should be cleared by writing a '1'.
0	R/W	GPIS	MC97 GPIO Interrupt Status:
			1: MC97 GPIO interrupt. The GPIO_INT (ACSIR.8) has ever been set.
			0: No MC97 GPIO interrupt.
			This bit is set if GPIO_INT (ACSIR.8) has ever been set. This controller
			will generate an interrupt when (GPIS=1) & (GPIE=1).
			Writing a '1' will clear this bit and its interrupt.

• Bit 4 is sticky bit preserved by consuming power from Vaux.

• When PCIGPIOx pin is used as input.

6.21 PCI GPIO Setup Register

(Offset 002Ch-002Dh, R/W)

Bit	R/W	Symbol	Description
15-10	-	-	Reserved
9	R/W	PCIGPIO1_PEE	PCIGPIO1 PME# Event Enable (when PCIGPIO1 is used as input):
			00
			1: Enable
			0: Disable
			A low to high transaction on PCIGPIO1 will trigger the PCI PME# in D3
			state.
8	R/W	PCIGPIO0_PEE	PCIGPIO0 PME# Event Enable (when PCIGPIO0 is used as input):
			00
			1: Enable
			0: Disable
			A low to high transaction on PCIGPIO0 will trigger the PCI PME# in D3
			state.
7-6	-	-	Reserved
5	R/W	PCIGPIO1_IE	PCIGPIO1 interrupt Enable (when PCIGPIO1 is used as input):
			1: Enable
			0: Disable
			A low to high transaction PCIGPIO1 will trigger the PCI interrupt.
4	R/W	PCIGPIO0_IE	PCIGPIO0 interrupt Enable (when PCIGPIO0 is used as input):



			1: Enable 0: Disable
			A low to high transaction PCIGPIO0 will trigger the PCI interrupt.
3-2	-	-	Reserved
1	R/W	PCIGPIO1_PC	PCIGPIO1 Primitiveness Control: ❷ 1: Set PCIGPIO1 as output pin. 0: Set PCIGPIO1 as input pin.
0	R/W	PCIGPIO0_PC	 PCIGPIO0 Primitiveness Control: @ 1: Set PCIGPIO0 as output pin. 0: Set PCIGPIO0 as input pin.

• The PME# only be asserted when RTL8101L is in D3 state.

• PCIGPIO[9:8] and PCIGPIO[1:0] are sticky bits like as PME_Status (PMCSR.15) and PME_EN (PMCSR.8) be power by Vaux.

Downloaded from Elcodis.com electronic components distributor



6.22 PCI GPIO Status Register

(Offset 002Eh-002Fh, R/W)

Bit	R/W	Symbol	Description
15-10	-	-	Reserved
9	R/W	PCIGPIO1_PMES	PCIGPIO1 PME# Event Status: 0
			1: PCIGPIO1 PME# event has been occurred in D3 state.
			0: No PCIGPIO1 PME# event has been occurred in D3 state.
			Write a 1 to clear this status bit.
8	R/W	PCIGPIO0_PMES	PCIGPIO0 PME# Event Status: 0
			1: PCIGPIO0 PME# event has been occurred in D3 state.
			0: No PCIGPIO0 PME# event has been occurred in D3 state.
			Write a 1 to clear this status bit.
7-2	-	-	Reserved
1	R/W	PCIGPIO1_IOS	PCIGPIO1 Input/Output Status: 🛛
			1: PCIGPIO1 is driven high by external device (input).
			/ Drive PCIGPIO1 high (output).
			0: PCIGPIO1 is driven low by external device (input).
			/ Drive PCIGPIO1 low (output).
0	R/W	PCIGPIO0_IOS	PCIGPIO0 Input/Output Status: 🛛
			1: PCIGPIO0 is driven high by external device (input).
			/ Drive PCIGPIO0 high (output).
			0: PCIGPIO0 is driven low by external device (input).
			/ Drive PCIGPIO0 low (output).

• When this pin is used as input.

• PCIGPIOSR[9:8] and PCIGPIOSR[1:0] are sticky bits like as PME_Status (PMCSR.15) and PME_EN (PMCSR.8) be power by Vaux.

6.23 EEPROM (93C46) Command Register

(Offset 0030h, R/W)

Bit	R/W	Symbol			Description	
7-6	R/W	EEM1-0	Operating Mode: These 2 bits select the RTL8101L operating			
			EEM1	EEM0	Operating Mode	
			0	0	Normal (RTL8101L network/host communication mode)	
			0	1	Auto-load: Entering this mode will make the RTL8101L load the contents of 93C46 like when the RSTB signal is asserted. This auto-load operation will take about 2 ms. After it is completed, the RTL8101L goes back to the normal mode automatically (EEM1 = EEM0 = 0) and all the other registers are reset to default values.	
			1	0	93C46 programming: In this mode, both network and host bus master operations are disabled. The 93C46 can be directly accessed via bit3-0 which now reflect the states of EECS, EESK, EEDI, & EEDO pins respectively.	
			1	1	Config register write enable: Before writing to CONFIG0, 1, 3, 4 registers, and bit13, 12, 8 of BMCR(offset 62h-63h), the RTL8101L must be placed in this mode. This will prevent RTL8101L's configurations from accidental change.	
4-5	-	-	Reserved			
3	R/W	EECS	These bits i	reflect the	e state of EECS, EESK, EEDI & EEDO pins in	
2	R/W	EESK	auto-load o	r 93C46 p	programming mode.	



1	l R/W	EEDI
0) R	EEDO

6.24 Context For Line-Out Descriptor

(Offset 0000h-00FFh)

Memory Address	Description
LO_DBA+0000h~0003h	DMA Address for Line-Out Descriptor 00h
LO_DBA+0004h~0007h	Buffer Size for Line-Out Descriptor 00h
LO_DBA+0008h~000Bh	DMA Address for Line-Out Descriptor 01h
LO_DBA+000Ch~000Fh	Buffer Size for Line-Out Descriptor 01h
:	:
:	:
LO_DBA+00F0h~00F3h	DMA Address for Line-Out Descriptor 1Eh
LO_DBA+00F4h~00F7h	Buffer Size for Line-Out Descriptor 1Eh
LO_DBA+00F8h~00FBh	DMA Address for Line-Out Descriptor 1Fh
LO_DBA+00FCh~00FFh	Buffer Size for Line-Out Descriptor 1Fh

6.25 Context For Line-In Descriptor

(Offset 0000h-00FFh)

Memory Address	Description
LI_DBA+0000h~0003h	DMA Address for Line-In Descriptor 00h
LI_DBA+0004h~0007h	Buffer Size for Line-In Descriptor 00h
LI_DBA+0008h~000Bh	DMA Address for Line-In Descriptor 01h
LI_DBA+000Ch~000Fh	Buffer Size for Line-In Descriptor 01h
:	:
:	:
LI_DBA+00F0h~00F3h	DMA Address for Line-In Descriptor 1Eh
LI_DBA+00F4h~00F7h	Buffer Size for Line-In Descriptor 1Eh
LI_DBA+00F8h~00FBh	DMA Address for Line-In Descriptor 1Fh
LI_DBA+00FCh~00FFh	Buffer Size for Line-In Descriptor 1Fh

6.26 Descriptor Definition

DMA Address for Line1-Out/In Descriptor X LxDBA+00H~03H:

31	2		1	0
	DMA Start Address [31:2]	(0	0

Buffer Size for Line1-Out/In Descriptor X LxDBA+04H~07H:

31	30	29		15	14		1	0
Ι	BU	Reserved			Buffer Length		0	

DMA Start Address [31:0]:

This is the physical start address for descriptor's DMA operation.



I:

When it is set to a 1 by S/W, the controller should issue an interrupt upon completion of this buffer.

<u>BU</u>:

If it is set to a 0, the controller should continuously send the last valid data when FIFO is under-run. (Keep the last data, and validates the tag bit for Slot-5 on AC_DOUT)

If it is set 1, the controller continuously send the last invalid data when FIFO is empty or under-run. (Keep the last data, but invalidates the tag bit for Slot-5 on AC_DOUT)

(The BU bit is only effective for LINE1-Out master)

Buffer Length [14:0]:

The size of data buffer is in number of 16-bit sample. So the maximum number of samples is 32767. A value of 0 means there is no sample transferred into this buffer. To achieve an efficient PCI transaction, the buffer length must be an even number.



7. EEPROM (93C46) Contents

The 93C46 is a 1K-bit EEPROM. Although it is actually addressed by words, its contents are listed below by bytes for convenience. After the valid duration of the RSTB pin or auto-load command in the 9346CR, the RTL8101L performs a series of EEPROM read operations from the 93C46 addresses 00H to 31H.

	_			
يد.	It is an accepted to alter De	altaly ammazyal hafan	a alaan ain a tha dafaa	lt settings of the EEPROM.
*	IL IS SUBPESIED to ODIAID RE	allek abbroval belore	e changing the defau	IL SELLINGS OF THE EEPKOWL

Bytes	Contents	Description
00h	29h	These 2 bytes contain the ID code word for the RTL8101L. The RTL8101L will load the
01h	81h	contents of EEPROM into the corresponding location if the ID word (8129h) is right,
		otherwise, the RTL8101L will not proceed with the EEPROM autoload process.
02h-05h	-	Reserved. The RTL8101L no longer supports autoload of Vender ID and Device ID. The
		default values of VID and DID are hex 10EC and 8139, respectively.
06h-07h	SVID	PCI Subsystem Vendor ID, PCI configuration space offset 2Ch-2Dh.
08h-09h	SMID	PCI Subsystem ID, PCI configuration space offset 2Eh-2Fh.
0Ah	MNGNT	PCI Minimum Grant Timer, PCI configuration space offset 3Eh.
0Bh	MXLAT	PCI Maximum Latency Timer, PCI configuration space offset 3Fh.
0Ch	MSRBMCR	Bits 7-6 map to bits 7-6 of the Media Status register (MSR); Bits 5, 4, 0 map to bits 13,
		12, 8 of the Basic Mode Control register (BMCR); Bits 3-2 are reserved. If the network
		speed is set to Auto-Detect mode (i.e. Nway mode), then Bit 1=0 means the local
		RTL8101L supports flow control (IEEE 802.3x). In this case, Bit 10=1 in the
		Auto-negotiation Advertisement Register (offset 66h-67h), and Bit 1=1 means the local
		RTL8101L does not support flow control. In this case, Bit 10=0 in Auto-negotiation
		Advertisement. This is because there are Nway switch hubs which keep sending flow
		control pause packets for no reason, if the link partner supports Nway flow control.
0Dh	CONFIG3	RTL8101L Configuration register 3, operational register offset 59H.
0Eh-13h	Ethernet ID	Ethernet ID, After auto-load command or hardware reset, RTL8101L loads Ethernet ID
		to IDR0-IDR5 of RTL8101L's I/O registers.
14h	CONFIG0	RTL8101L Configuration register 0, operational registers offset 51h.
15h	CONFIG1	RTL8101L Configuration register 1, operational registers offset 52h.
16h-17h	PMC	Reserved. Do not change this field without Realtek approval.
		Power Management Capabilities. PCI configuration space address 52h and 53h.
18h	PMCSR	Reserved. Do not change this field without Realtek approval.
		Power Management Control/Status. PCI configuration space address 55h.
19h	CONFIG4	Reserved. Do not change this field without Realtek approval.
		RTL8101L Configuration register 4, operational registers offset 5Ah.
1Ah-1Dh	PHY1_PARM_U	Reserved. Do not change this field without Realtek approval.
		PHY Parameter 1-U for RTL8101L. Operational registers of the RTL8101L are from 78h
L		to 7Bh.
1Eh	PHY2_PARM_U	Reserved. Do not change this field without Realtek approval.
		PHY Parameter 2-U for RTL8101L. Operational register of the RTL8101L is 80h.

1Fh	CONFIG 5	Do not change this field without Realtek approval.
11 11	conno_5	Bit7-6: Reserved.
		Bit5-4: Multi-function Select:
		00b: Ethernet Controller Only
		01b: MC'97 Controller Only
		10b: Ethernet+MC'97 Controllers
		11b:After ver F Ethernet+Auto detect MC'97 Controllers
		If 8101L detected MC'97 clock the 8101L set to Multi-function. Otherwise it
		set to Ethernet only. Only detect the MC'97 while power on reset.
		From A to E version: Ethernet+MC'97 Controllers
		Bit3: Reserved.
		Bit2: Link Down Power Saving mode:
		Set to 1: Disable.
		Set to 0: Enable. When cable is disconnected(Link Down), the analog part will power
		down itself (PHY Tx part & part of twister) automatically except PHY Rx part and
		part of twister to monitor SD signal in case that cable is re-connected and Link should
		be established again. Bit1: LANWake signal Enable/Disable
		Set to 1: Enable LANWake signal.
		Set to 0: Disable LANWake signal.
		Bit0: PME_Status bit property
		Set to 1: The PME Status bit can be reset by PCI reset or by software if
		D3cold support PME is 0. If D3cold support PME=1, the PME Status bit is a
		sticky bit.
		Set to 0: The PME_Status bit is always a sticky bit and can only be reset by software.
20h-21h	MC97_VID	Vendor ID of MC'97 Controller.
22h-23h	MC97_DID	Device ID of MC'97 Controller.
24h-25h	MC97_SVID	Sub-Vendor ID of MC'97 Controller.
26h-27h	MC97_SDID	Sub-Device ID of MC'97 Controller.
28h-2Bh	PHY1_PARM_T	Reserved. Do not change this field without Realtek approval.
		PHY Parameter 1-T for RTL8101L. Operational registers of the RTL8101L are from 78h
		to 7Bh.
2Ch	PHY2_PARM_T	Reserved. Do not change this field without Realtek approval.
2Dh-31h	-	Reserved.
32h-33h	CheckSum	Reserved. Do not change this field without Realtek approval.
		Checksum of the EEPROM content.
34h-3Eh	-	Reserved. Do not change this field without Realtek approval.
3Fh	PXE_Para	Reserved. Do not change this field without Realtek approval.
		PXE ROM code parameter.
40h-7Fh	VPD_Data	VPD data field. Offset 40h is the start address of the VPD data.

Downloaded from Elcodis.com electronic components distributor



7.1 Summary of RTL8101L's EEPROM registers

Offset	Name	Туре	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00h-05h	IDR0 – IDR5	R/W*								
51h	CONFIG0	R		-	-	-	-	BS2	BS1	BS0
		W^*	-	-	-	-	-	-	-	-
52h	CONFIG1	R	LEDS1	LEDS0	DVRLOAD	LWACT	MEMMAP	IOMAP	VPD	PMEN
		W^*	LEDS1	LEDS0	DVRLOAD	LWACT	-	-	VPD	PMEN
58h		R	TxFCE	RxFCE	-	-	-	-		
		W^*	TxFCE	RxFCE	-	-	-	-		
63H	MSRBMCR	R	-	-	Spd_Set	ANE	-	-	-	FUDUP
		W^*	-	-	Spd_Set	ANE	-	-	-	FUDUP
59h	CONFIG3	R	GNTDel	PARM_EN	Magic	LinkUp	-	-	-	FBtBEn
		W^*	-	PARM_EN	Magic	LinkUp	-	-	-	-
5Ah	CONFIG4	R/W*	RxFIFO	AnaOff	LongWF	LWPME	-	LWPTN	-	-
			AutoClr							
78h-7Bh	PHY1_PARM	R/W**				32 bit Rea	d Write			
7Ch-7Fh	TW1_PARM	R/W**				32 bit Rea	d Write			
	TW2_PARM					32 bit Rea	d Write			
80h	PHY2_PARM	R/W**		8 bit Read Write						
<u>D8h</u>		$\underline{R/W}^*$	-	-	-	-	-	LDPS	LANWak	PME_ST
									<u>e</u>	<u>S</u>

*

The registers marked with type = 'W^{*'} can be written only if bits EEM1=EEM0=1. The registers marked with type = 'W^{**'} can be written only if bits EEM1=EEM0=1 and CONFIG3<PARM_EN> = 0. **

7.2 Summary of EEPROM Power Management registers

Configuration Space offset	Name	Туре	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
52h	PMC	R	Aux_I_b1	Aux_I_b0	DSI	Reserved	PMECLK		Versio	n
53h		R	PME_D3_{cold}	PME_D3 _{ho}	PME_D2	PME_D1	PME_D0	D2	D1	Aux_I_b2
				t						
55h	PMCSR	R	PME_Status	-	-	-	-	-	-	PME_En
		W	PME_Status	-	-	-	-	-	-	PME_En



8. PCI Configuration Space Registers

8.1 PCI Configuration Space Table

No.	Name	Туре	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00h	VID	R	1	1	1	0	1	1	0	0
01h		R	0	0	0	1	0	0	0	0
02h	DID	R	0	0	1	1	1	0	0	1
03h		R	1	0	0	0	0	0	0	1
04h	Command	R	0	PERRSP	0	0	-	BMEN	MEMEN	IOEN
		W	-	PERRSP	-	-	-	BMEN	MEMEN	IOEN
05h		R	0	0	0	0	0	0	FBTBEN	SERREN
		W	-	-	-	-	-	-	-	SERREN
06h	Status	R	FBBC	0	0	NewCap	0	0	0	0
07h		R	DPERR	SSERR	RMABT	RTABT	STABT	DST1	DST0	DPD
		W	DPERR	SSERR	RMABT	RTABT	STABT	-	-	DPD
08h	Revision ID	R	0	0	0	0	0	0	0	0
09h	PIFR	R	0	0	0	0	0	0	0	0
0Ah	SCR	R	0	0	0	0	0	0	0	0
0Bh	BCR	R	0	0	0	0	0	0	1	0
0Ch	CLS	R	0	0	0	0	0	0	0	0
0Dh	LTR	R	LTR7	LTR6	LTR5	LTR4	LTR3	LTP2	LTR1	LTR0
		W	LTR7	LTR6	LTR5	LTR4	LTR3	LTP2	LTR1	LTR0
0Eh	HTR	R	0	0	0	0	0	0	0	0
0Fh	BIST	R	0	0	0	0	0	0	0	0
10h	IOAR	R	0	0	0	0	0	0	0	IOIN
		W	-	-	-	-	-	-	-	-
11h		R/W	IOAR15	IOAR14	IOAR13	IOAR12	IOAR11	IOAR10	IOAR9	IOAR8
12h		R/W	IOAR23	IOAR22	IOAR21	IOAR20	IOAR19	IOAR18	IOAR17	IOAR16
13h		R/W	IOAR31	IOAR30	IOAR29	IOAR28	IOAR27	IOAR26	IOAR25	IOAR24
14h	MEMAR	R	0	0	0	0	0	0	0	MEMIN
1.51		W	-	-	-	-	-	-	-	-
15h		R/W	MEM15	MEM14	MEM13	MEM12	MEM11	MEM10	MEM9	MEM8
16h		R/W	MEM23	MEM22	MEM21	MEM20	MEM19	MEM18	MEM17	MEM16
17h		R/W	MEM31	MEM30	MEM29	MEM28	MEM27	MEM26	MEM25	MEM24
18h-2 Bh					RESE	RVED				
2Ch	SVID	R	SVID7	SVID6	SVID5	SVID4	SVID3	SVID2	SVID1	SVID0
2Dh		R	SVID15	SVID14	SVID13	SVID12	SVID11	SVID10	SVID9	SVID8
2Eh	SMID	R	SMID7	SMID6	SMID5	SMID4	SMID3	SMID2	SMID1	SMID0
2Fh		R	SMID15	SMID14	SMID13	SMID12	SMID11	SMID10	SMID9	SMID8
30h	BMAR	R	0	0	0	0	0	0	0	BROMEN
		W	-	-	-	-	-	-	-	BROMEN
31h		R	BMAR15	BMAR14	BMAR13	BMAR12	BMAR11	0	0	0
		W	BMAR15	BMAR14	BMAR13	BMAR12	BMAR11	-	-	-
32h		R/W	BMAR23	BMAR22	BMAR21	BMAR20	BMAR19	BMAR18	BMAR17	BMAR16
33h		R/W	BMAR31	BMAR30	BMAR29	BMAR28	BMAR27	BMAR26	BMAR25	BMAR24
34h	Cap_Ptr	R	0	1	0	1	0	0	0	0
35h-3					RESE	RVED				
Bh					1		1	1	1	
3Ch	ILR	R/W	IRL7	ILR6	ILR5	ILR4	ILR3	ILR2	ILR1	ILR0
3Dh	IPR	R	0	0	0	0	0	0	0	1



			1							
3Eh	MNGNT	R	0	0	1	0	0	0	0	0
3Fh	MXLAT	R	0	0	1	0	0	0	0	0
40h-4					RESE	RVED				
Fh										
50h	PMID	R	0	0	0	0	0	0	0	1
51h	NextPtr	R	0	0	0	0	0	0	0	0
52h	PMC	R	Aux_I_b1	Aux_I_b0	DSI	Reserved	PMECLK		Version	
53h		R	PME_D3_{cold}	PME_D3 _{hot}	PME_D2	PME_D1	PME_D0	D2	D1	Aux_I_b2
54h	PMCSR	R	0	0	0	0	0	0	Power	r State
		W	-	-	-	-	-	-	Power	r State
55h		R	PME_Status	-	-	-	-	-	-	PME_En
		W	PME_Status	-	-	-	-	-	-	PME_En
56h–5			·		RESE	RVED				
Fh										
60h	VPDID	R	0	0	0	0	0	0	1	1
61h	NextPtr	R	0	0	0	0	0	0	0	0
62h	Flag VPD	R/W	VPDADDR	VPDADDR	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD
	Address		7	6	R5	R4	R3	R2	R1	R0
63h		R/W	Flag	VPDADDR	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD	VPDADD
				14	R13	R12	R11	R10	R9	R8
64h	VPD Data	R/W	Data7	Data6	Data5	Data4	Data3	Data2	Data1	Data0
65h		R/W	Data15	Data14	Data13	Data12	Data11	Data10	Data9	Data8
66h		R/W	Data23	Data22	Data21	Data20	Data19	Data18	Data17	Data16
67h		R/W	Data31	Data30	Data29	Data28	Data27	Data26	Data25	Data24
68h-F					RESE	RVED	-	-	-	
Fh										

8.2 PCI Configuration Space functions

The PCI configuration space is intended for configuration, initialization, and catastrophic error handling functions. The functions of the RTL8101L's configuration space are described below.

VID: Vendor ID. This field will default to a value of 10ECh which is Realtek Semiconductor's PCI Vendor ID.

DID: Device ID. This field will default to a value of 8139h.

Command: The command register is a 16-bit register used to provide coarse control over a device's ability to generate and respond to PCI cycles.

Bit	Symbol	Description
15-10	-	Reserved
9	FBTBEN	Fast Back-To-Back Enable: Config3 <fbtben>=0:Read as 0. Write operation has no effect. The</fbtben>
		RTL8101L will not generate Fast Back-to-back cycles. When Config3 <fbtben>=1, This read/write</fbtben>
		bit controls whether or not a master can do fast back-to-back transactions to different devices.
		Initialization software will set the bit if all targets are fast back-to-back capable. A value of 1 means the
		master is allowed to generate fast back-to-back transaction to different agents. A value of 0 means fast
		back-to-back transactions are only allowed to the same agent. This bit's state after RST# is 0.
8	SERREN	System Error Enable: When set to 1, the RTL8101L asserts the SERRB pin when it detects a parity
		error on the address phase (AD<31:0> and CBEB<3:0>).
7	ADSTEP	Address/Data Stepping: Read as 0, write operation has no effect. The RTL8101L never make
		address/data stepping.
6	PERRSP	Parity Error Response: When set to 1, the RTL8101L will assert the PERRB pin on the detection of
		a data parity error when acting as the target, and will sample the PERRB pin as the master. When set to
		0, any detected parity error is ignored and the RTL8101L continues normal operation.
		Parity checking is disabled after hardware reset (RSTB).
5	VGASNOOP	VGA palette SNOOP: Read as 0, write operation has no effect.



4	MWIEN	Memory Write and Invalidate cycle Enable: Read as 0, write operation has no effect.
3	SCYCEN	Special Cycle Enable: Read as 0, write operation has no effect. The RTL8101L ignores all special
		cycle operation.
2	BMEN	Bus Master Enable: When set to 1, the RTL8101L is capable of acting as a bus master. When set to 0,
		it is prohibited from acting as a PCI bus master.
		For the normal operation, this bit must be set by the system BIOS.
1	MEMEN	Memory Space Access: When set to 1, the RTL8101L responds to memory space accesses. When set
		to 0, the RTL8101L ignores memory space accesses.
0	IOEN	I/O Space Access: When set to 1, the RTL8101L responds to IO space access. When set to 0, the
		RTL8101L ignores I/O space accesses.

Status: The status register is a 16-bit register used to record status information for PCI bus related events. Reads to this register behave normally. Writes are slightly different in that bits can be reset, but not set.

Bit	Symbol	Description
15	DPERR	Detected Parity Error: When set indicates that the RTL8101L detected a parity error, even if parity
		error handling is disabled in command register PERRSP bit.
14	SSERR	Signaled System Error: When set indicates that the RTL8101L asserted the system error pin, SERRB.
		Writing a 1 clears this bit to 0.
13	RMABT	Received Master Abort: When set indicates that the RTL8101L terminated a master transaction with
		master abort. Writing a 1 clears this bit to 0.
12	RTABT	Received Target Abort: When set indicates that the RTL8101L master transaction was terminated due to
		a target abort. Writing a 1 clears this bit to 0.
11	STABT	Signaled Target Abort: Set to 1 whenever the RTL8101L terminates a transaction with target abort.
		Writing a 1 clears this bit to 0.
10-9	DST1-0	Device Select Timing: These bits encode the timing of DEVSELB. They are set to 01b (medium),
		indicating the RTL8101L will assert DEVSELB two clocks after FRAMEB is asserted.
8	DPD	Data Parity error Detected:
		This bit sets when the following conditions are met:
		* The RTL8101L asserts parity error(PERRB pin) or it senses the assertion of PERRB pin by another device.
		* The RTL8101L operates as a bus master for the operation that caused the error.
		* The Command register PERRSP bit is set.
		Writing a 1 clears this bit to 0.
7	FBBC	Fast Back-To-Back Capable: Config3 <fbtben>=0, Read as 0, write operation has no effect.</fbtben>
		Config3 <fbtben>=1, Read as 1.</fbtben>
6	UDF	User Definable Features Supported: Read as 0, write operation has no effect. The RTL8101L does not
		support UDF.
5	66MHz	66 MHz Capable: Read as 0, write operation has no effect. The RTL8101L has no 66MHz capability.
4	NewCap	New Capability: Config3 <pmen>=0, Read as 0, write operation has no effect. Config3<pmen>=1,</pmen></pmen>
		Read as 1.
0-3	-	Reserved

RID: Revision ID Register

The Revision ID register is an 8-bit register that specifies the RTL8101L controller revision number.

PIFR: Programming Interface Register

The programming interface register is an 8-bit register that identifies the programming interface of the RTL8101L controller. Because the PCI version 2.1 specification does not define any specific value for network devices, PIFR = 00h.

SCR: Sub-Class Register

The Sub-class register is an 8-bit register that identifies the function of the RTL8101L. SCR = 00h indicates that the RTL8101L is an Ethernet controller.

BCR: Base-Class Register

The Base-class register is an 8-bit register that broadly classifies the function of the RTL8101L. BCR = 02h indicates that the RTL8101L is a network controller.

CLS: Cache Line Size

Downloaded from Elcodis.com electronic components distributor



Reads will return a 0, writes are ignored.

LTR: Latency Timer Register

Specifies, in units of PCI bus clocks, the value of the latency timer of the RTL8101L.

When the RTL8101L asserts FRAMEB, it enables its latency timer to count. If the RTL8101L deasserts FRAMEB prior to count expiration, the content of the latency timer is ignored. Otherwise, after the count expires, the RTL8101L initiates transaction termination as soon as its GNTB is deasserted. Software is able to read or write, and the default value is 00H.

HTR: Header Type Register

Reads will return a 0, writes are ignored.

BIST: Built-in Self Test

Reads will return a 0, writes are ignored.

IOAR: This register specifies the BASE IO address which is required to build an address map during configuration. It also specifies the number of bytes required as well as an indication that it can be mapped into IO space.

Bit	Symbol	Description
31-8	IOAR31-8	BASE IO Address: This is set by software to the Base IO address for the operational register map.
7-2	IOSIZE	Size Indication: Read back as 0. This allows the PCI bridge to determine that the RTL8101L requires
		256 bytes of IO space.
1	-	Reserved
0	IOIN	IO Space Indicator: Read only. Set to 1 by the RTL8101L to indicate that it is capable of being mapped
		into IO space.

MEMAR: This register specifies the base memory address for memory accesses to the RTL8101L operational registers. This register must be initialized prior to accessing any RTL8101L's register with memory access.

Bit	Symbol	Description
31-8	MEM31-8	Base Memory Address: This is set by software to the base address for the operational register map.
7-4	MEMSIZE	Memory Size: These bits return 0, which indicates that the RTL8101L requires 256 bytes of Memory Space.
3	MEMPF	Memory Prefetchable: Read only. Set to 0 by the RTL8101L.
2-1	MEMLOC	Memory Location Select: Read only. Set to 0 by the RTL8101L. This indicates that the base register is
		32-bit wide and can be placed anywhere in the 32-bit memory space.
0	MEMIN	Memory Space Indicator: Read only. Set to 0 by the RTL8101L to indicate that it is capable of being
		mapped into memory space.

- **SVID:** Subsystem Vendor ID. This field will be set to a value corresponding to PCI Subsystem Vendor ID in the external EEPROM. If there is no EEPROM, this field will default to a value of 10ECh which is Realtek Semiconductor's PCI Subsystem Vendor ID.
- **SMID:** Subsystem ID. This field will be set to value corresponding to PCI Subsystem ID in the external EEPROM. If there is no EEPROM, this field will default to a value of 8139h.
- **BMAR:** This register specifies the base memory address for memory accesses to the RTL8139C(L) operational registers. This register must be initialized prior to accessing any RTL8139C(L)'s register with memory access.

Bit	Symbol	Description
31-18	BMAR31-18	Boot ROM Base Address
17-11	ROMSIZE	These bits indicate how many Boot ROM spaces to be supported.
		The Relationship between Config 0 <bs2:0> and BMAR17-11 is the following:</bs2:0>
		BS2 BS1 BS0 Description
		0 0 No Boot ROM, BROMEN=0 (R)
		0 0 1 8K Boot ROM, BROMEN (R/W), BMAR12-11 = 0 (R), BMAR17-13 (R/W)
		0 1 0 16K Boot ROM, BROMEN (R/W), BMAR13-11 = 0 (R), BMAR17-14 (R/W)
		0 1 1 32K Boot ROM, BROMEN (R/W), BMAR14-11 = 0 (R), BMAR17-15 (R/W)
		1 0 0 64K Boot ROM, BROMEN (R/W), BMAR15-11 = 0 (R), BMAR17-16 (R/W)
		1 0 1 128K Boot ROM, BROMEN(R/W), BMAR16-11=0 (R), BMAR17 (R/W)
		1 1 0 unused
		1 1 1 unused



10-1	-	Reserved (read back 0)						
0	BROMEN	Boot ROM Enable: This is used by the PCI BIOS to enable accesses to Boot ROM.						
Т	LR: Interrupt Line Register The Interrupt Line Register is an 8-bit register used to communicate with the routing of the interrupt. It is written by the POST software to set interrupt line for the RTL8101L.							
Т	IPR: Interrupt Pin Register The Interrupt Pin register is an 8-bit register indicating the interrupt pin used by the RTL8101L. The RTL8101L uses INTA interrupt pin. Read only. IPR = 01H.							
MNGN	INGNT: Minimum Grant Timer: Read only Specifies how long a burst period the RTL8101L needs at 33 MHz clock rate in units of 1/4 microsecond. This fiel will be set to a value from the external EEPROM. If there is no EEPROM, this field will default to a value of 20h							
	Specifies h set to a val Capability ID:	tency Timer: Read only low often the RTL8101L needs to gain access to the PCI bus in unit of 1/4 microsecond. This field will be ue from the external EEPROM. If there is no EEPROM, this field will default to a value of 20h. Read only h (PCI bus power management capability ID)						
Next_Ite	em_Ptr: Next It	tem Pointer: Read only (Last capability list)						
Power N	Ianagement C	apabilities:						
Bit	Туре	Function						
15	R	Read as 1 (PME# can be asserted from D3 _{cold})						
14	R	Read as 1 (PME# can be asserted from D3 _{hot})						
13	R	Read as 0 (PME# can not be asserted from D2)						
12	R	Read as 0 (PME# can not be asserted from D1)						
11	R	Read as 0 (PME# can not be asserted from D0)						
10	R	Read as 0 (Not support D2 state)						

		(Internet in the internet in	
13	R	Read as 0 (PME# can not be asserted from D2)	
12	R	Read as 0 (PME# can not be asserted from D1)	
11	R	Read as 0 (PME# can not be asserted from D0)	
10	R	Read as 0 (Not support D2 state)	
9	R	Read as 0 (Not support D1 state)	
8:6	R	Read as 010 (consume maximum 100mA from V _{aux})	
5	R	Read as 1 (Device Specific Initialization (DSI) required)	
4	R	Read as 0	
3	R	Read as 0 (PCI clock is not required for PME# operation)	
2:0	R	Read as 010b	
		(PCI Power Management Interface Specification Revision 1.1)	

Once Vaux is not supplied, bit[15] read as 0 to indicates PME# is not supported in D3_(cold), and bit[8:6] read as 000b.

PMCSR:

Bit	Туре	Function
15	R/W	PME_Status : 0 : Normal 1 : PME# asserted
14:13	R	Data_Scale: Read as 00b
12:9	R	Data_Select: Read as 0000b
8	R/W	PME_En : 0 : Disable 1 : Enable
7:2	R	Read as 0
1:0	R/W	PowerState: 00:D0 01:Reserved 10:Reserved 11:D3 _{hot}

• Write a "1" to bit 15 will clear it and cause the function to stop asserting PME#. Write a "0" has no effect. Note that bit 15 is independent of bit 8.

Write "01" and "10" to bit 1,0 has no effect to RTL8101L. RTL8101L terminate the cycle normally and discard the data (bit 1,0 only).

Bit 15 and bit 8 are sticky which means indeterminate after system reset. System OS should clear them after boot. These 2 bits consume power from V_{aux}. Bits except bit 15/8 consume power from normal power source.

^O Because only PCI 2.2 support auxiliary power V_{aux}, chip designer must pay attention to the interface of PME# related circuit and non-PME# related circuit.



8.3 The Default Value after Power-on(RSTB asserted)

PCI Configuration Space Table

No.	Name	Туре	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00h	VID	R	1	1	1	0	1	1	0	0
01h		R	0	0	0	1	0	0	0	0
02h	DID	R	0	0	1	1	1	0	0	1
03h		R	1	0	0	0	0	0	0	1
04h	Command	R	0	0	0	0	0	0	0	0
		W	-	PERRSP	-	-	-	BMEN	MEMEN	IOEN
05h		R	0	0	0	0	0	0	0	0
		W	-	-	-	-	-	-	-	SERREN
06h	Status	R	0	0	0	NewCap	0	0	0	0
07h		R	0	0	0	0	0	0	1	0
		W	DPERR	SSERR	RMABT	RTABT	STABT	-	-	DPD
08h	Revision ID	R	0	0	0	0	0	0	0	0
09h	PIFR	R	0	0	0	0	0	0	0	0
0Ah	SCR	R	0	0	0	0	0	0	0	0
0Bh	BCR	R	0	0	0	0	0	0	1	0
0Ch	CLS	R	0	0	0	0	0	0	0	0
0Dh	LTR	R	0	0	0	0	0	0	0	0
		W	LTR7	LTR6	LTR5	LTR4	LTR3	LTP2	LTR1	LTR0
0Eh	HTR	R	0	0	0	0	0	0	0	0
0Fh	BIST	R	0	0	0	0	0	0	0	0
10h	IOAR	R	0	0	0	0	0	0	0	1
11h	-	R/W	0	0	0	0	0	0	0	0
12h		R/W	0	0	0	0	0	0	0	0
13h 14h	MEMAR	R/W R	0	0	0	0	0	0	0	0
14n 15h	MEMAK	R/W	0	0	0	0	0	0	0	0
15h	-	R/W	0	0	0	0	0	0	0	0
10h	-	R/W	0	0	0	0	0	0	0	0
17h		IV W	0	0	RESERVE		0	0	0	0
					KLOLK V L	D(ALL 0)				
2Bh										
2Ch	SVID	R	1	1	1	0	1	1	0	0
2Dh		R	0	0	0	1	0	0	0	1
2Eh	SMID	R	0	0	1	1	1	0	0	1
2Fh		R	1	0	0	0	0	0	0	1
30h	BMAR	R	0	0	0	0	0	0	0	BROMEN
		W	-	-	-	-	-	-	-	BROMEN
31h		R		BMAR14	BMAR13	BMAR12	BMAR11	0	0	0
		W	BMAR15	BMAR14	BMAR13	BMAR12	BMAR11	-	-	-
32h		R/W	BMAR23	BMAR22	BMAR21	BMAR20	BMAR19	BMAR1 8	BMAR1 7	BMAR16
33h		R/W	BMAR31	BMAR30	BMAR29	BMAR28	BMAR27	BMAR2 6	BMAR2 5	BMAR24
34h	Cap-Ptr	R	Ptr7	Ptr6	Ptr5	Ptr4	Ptr3	Ptr2	Ptr1	Ptr0
35h					RESERVE	D(ALL 0)				
3Bh										
3Ch	ILR	R/W	0	0	0	0	0	0	0	0



3Dh	IPR	R	0	0	0	0	0	0	0	1
3Eh	MNGNT	R	0	0	1	0	0	0	0	0
3Fh	MXLAT	R	0	0	1	0	0	0	0	0
40h			RESERVED(ALL 0)							
	-									
FFh										

8.4 PCI Power Management functions

The RTL8101L is compliant to ACPI (Rev 1.1), PCI Power Management (Rev 1.1), and Device Class Power Management Reference Specification (V1.0a), such as to support an OS Directed Power Management (OSPM) environment. To support this, the RTL8101L provides the following capabilities:

- The RTL8101L can monitor the network for a Wakeup Frame, a Magic Packet, or a Link Change, and notify the system via PME# when such a packet or event arrives. Then, the whole system can be restored to a working state to process the incoming jobs.
- The RTL8101L can be isolated from the PCI bus automatically with the auxiliary power circuit when the PCI bus is in B3 state, i.e. the power on the PCI bus is removed. When the motherboard includes a built-in RTL8101L single-chip fast Ethernet controller, the RTL8101L can be disabled when needed by pulling the isolate pin low to 0V.

When the RTL8101L is in power down mode (D1 \sim D3),

- The Rx state machine is stopped, and the RTL8101L keeps monitoring the network for wakeup event such Magic Packet, Wakeup Frame, and/or Link Change, in order to wake up the system. When in power down mode, the RTL8101L will not reflect the status of any incoming packet in the ISR register and will not receive any packets into the Rx FIFO.
- The FIFO status and the packets which are already received into Rx FIFO before entering into power down mode, are kept by the RTL8101L during power down mode
- The transmission is stopped. The action of PCI bus master mode is stopped as well. The Tx FIFO is kept.
- After restoration to a D0 state, the PCI bus master mode continues to transfer the data, which is not yet moved into the Tx FIFO from the last break. The packet that was not transmitted completely last time is transmitted again.

D3cold_support_PME bit(bit15, PMC register) & Aux_I_b2:0 (bit8:6, PMC register) in PCI configuration space.

If 9346 D3cold_support_PME bit(bit15, PMC) = 1, the above 4 bits depend on the existence of Aux power.

If 9346 D3cold_support_PME bit(bit15, PMC) = 0, the above 4 bits are all 0's.

- Ex.:
- 1. If 9346 D3c_support_PME = 1,
 - Aux. power exists, then PMC in PCI config space is the same as 9346 PMC, i.e. if 9346 PMC = C2 F7, then PCI PMC = C2 F7.
 - Aux. power is absent, then PMC in PCI config space is the same as 9346 PMC except the above 4 bits are all 0's. I.e. if 9346 PMC = C2 F7, the PCI PMC = 02 76.
 - In this case, if wakeup support is desired when the main power is off, it is suggested that the 9346 PMC be set to: C2 F7 (RT 9346 default value). It is not recommended to set the D0_support_PME bit to "1".
- 2. If 9346 D3c support PME = 0,
 - Aux. power exists, then PMC in PCI config space is the same as 9346 PMC. I.e. if 9346 PMC = C2 77, then PCI PMC = C2 77.
 - Aux. power is absent, then PMC in PCI config space is the same as 9346 PMC except the above 4 bits are all 0's. I.e. if 9346 PMC = C2 77, the PCI PMC = 02 76.
 - In this case, if wakeup support is not desired when the main power is off, it is suggested that the 9346 PMC to be 02 76. It is not recommended to set the D0 support PME bit to "1".

Link Wakeup occurs only when the following conditions are met:

• The LinkUp bit (CONFIG3#4) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the RTL8101L is in isolation state, or the PME# can be asserted in current power state.

2003-05-28



• The Link status is re-established.

Magic Packet Wakeup occurs only when the following conditions are met:

- The destination address of the received Magic Packet matches.
- The received Magic Packet does not contain a CRC error.
- The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the RTL8101L is in isolation state, or the PME# can be asserted in current power state.
- The Magic Packet pattern matches, i.e. 6 * FFh + MISC(can be none)+ 16 * DID(Destination ID) in any part of a valid (Fast) Ethernet packet.

Wakeup Frame event occurs only when the following conditions are met:

- The destination address of the received Wakeup Frame matches.
- The received Wakeup Frame does not contain a CRC error.
- The PMEn bit (CONFIG1#0) is set to 1.
- ◆ The *8-bit CRC*^{*} (or *16-bit CRC*) of the received Wakeup Frame matches with the *8-bit CRC*^{*} (or *16-bit CRC*) of the sample Wakeup Frame pattern received from the local machine's OS.
- The *last masked byte*^{**} of the received Wakeup Frame matches with the *last masked byte*^{**} of the sample Wakeup Frame pattern provided by the local machine's OS. (In Long Wakeup Frame mode, the last masked byte field is replaced with the high byte of the 16-bit CRC.)
 - 8-bit CRC:

This 8-bit CRC logic is used to generate an 8-bit CRC from the masked bytes of the received Wakeup Frame packet within offset 12 to 75. Software should calculate the 8-bit Power Management CRC for each specific sample wakeup frame and store the calculated CRC in the corresponding CRC register for the RTL8101L to check if there is Wakeup Frame packet coming in.

• 16-bit CRC: (Long Wakeup Frame mode, the mask bytes cover from offset 0 to 127)

Long Wakeup Frame: The RTL8101L also supports 3 long Wakeup Frames. If the range of mask bytes of the sample Wakeup Frame, passed down by the OS to the driver, exceeds the range from offset 12 to 75, the related registers of wakeup frame 2 and 3 can be merged to support one long wakeup frame by setting the LongWF (bit0, CONFIG4). Thus, the range of effective mask bytes extends from offset 0 to 127. The low byte and high byte of calculated 16-bit CRC should be put into register CRC2 and LSBCRC2 respectively. The mask bytes (16 bytes) should be store to register Wakeup2 and Wakeup3. The CRC3 and LSBCRC3 have no meaning in this case and should be reset to 0. long Wakeup Frame pairs, are frames 4 and 5, and frames 6 and 7. The CRC5, CRC7, LSBCRC5, and LSBCRC7 have no meaning in this case and should be reset to 0, if the RTL8101L is set to support long Wakeup Frame. In this case, the RTL8101L support 5 wakeup frames, that are 2 normal wakeup frames and 3 long wakeup frames.

** last masked byte:

The last byte of the masked bytes of the received Wakeup Frame packet within offset 12 to 75 (in 8-bit CRC mode) should match with the last byte of the masked bytes of the sample Wakeup Frame provided by the local machine's OS.

The PME# signal is asserted only when the following are met:

- The PMEn bit (bit0, CONFIG1) is set to 1.
- The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1.
- ◆ The RTL8101L may assert PME# in current power state, or the RTL8101L is in isolation state. Refer to PME Support(bit15-11) of the PMC register in PCI Configuration Space.
- ◆ Magic Packet, LinkUp, or Wakeup Frame has occurred.
 - * Writing a 1 to the PME_Status (bit15) of PMCSR register in the PCI Configuration Space will clear this bit and cause the RTL8101L to stop asserting a PME# (if enabled).



When the RTL8101L is in power down mode, ex. D1-D3, the IO, MEM, and Boot ROM space are all disabled. After RST# asserted, the power state must be changed to D0 if the original power state is $D3_{cold}$. There is no hardware enforced delays at RTL8101L's power state. When in ACPI mode, the RTL8101L does not support PME from D0 (owing to the setting of PMC register. This setting comes from EEPROM).

The RTL8101L also supports the LAN WAKE-UP function. The LWAKE pin is used to notify the motherboard to execute the wake-up process whenever the RTL8101L receives a wakeup event, such as Magic Packet.

The LWAKE signal is asserted according the following setting:

- LWPME bit (bit4, CONFIG4):
 - 0: The LWAKE is asserted whenever there is wakeup event occurs.
 - 1: The LWAKE can only be asserted when the PMEB is asserted and the ISOLATEB is low.
- Bit1 of DELAY byte(offset 1Fh, EEPROM):
 - 0: LWAKE signal is disabled.
 - 1: LWAKE signal is enabled


8.5 VPD (Vital Product Data)

Bit 31 of the VPD is used to issue VPD read/write commands and is also a flag used to indicate whether the transfer of data between the VPD data register and the 93C46 is completed or not.

- Write VPD register: (write data to 93C46) Write the flag bit to a one at the same time the VPD address is written. When the flag bit is set to zero by the RTL8101L, the VPD data (all 4 bytes) has been transferred from the VPD data register to the 93C46.
- Read VPD register: (read data from 93C46) Write the flag bit to a zero at the same time the VPD address is written. When the flag bit is set to one by the RTL8101L, the VPD data (all 4 bytes) has been transferred from 93C46 to the VPD data register.



9. Block Diagram





10. Functional Description

10.1 Transmit operation

The host CPU initiates a transmit by storing an entire packet of data in one of the descriptors in the main memory. When the entire packet has been transferred to the Tx buffer, the RTL8101L is instructed to move the data from the Tx buffer to the internal transmit FIFO in PCI bus master mode. When the transmit FIFO contains a complete packet or is filled to the programmed threshold level, the RTL8101L begins packet transmission.

10.2 Receive operation

The incoming packet is placed in the RTL8101L's Rx FIFO. Concurrently, the RTL8101L performs address filtering of multicast packets according to its hash algorithms. When the amount of data in the Rx FIFO reaches the level defined in the Receive Configuration Register, the RTL8101L requests the PCI bus to begin transferring the data to the Rx buffer in PCI bus master mode.

10.3 Wander Compensation

The 8101L is ANSI TP-PMD compliant and supports input and Base Line Wander (BLW) compensation in 100Base-TX mode. The 8101L does not require external attenuation circuitry at its receive inputs, RD+/-. It accepts TP-PMD compliant waveforms directly, requiring only a 100Ω termination and a 1:1 transformer.

BLW is the change in the average DC content, over time, of an AC coupled digital transmission over a given transmission medium. BLW is a result from the interaction between the low frequency components of a transmitted bit stream and the frequency response of the AC coupling component(s) within the transmission system. If the low frequency content of the digital bit stream goes below the low frequency pole of the AC coupling transformers, then the droop characteristics of the transformers will dominate resulting in potentially serious BLW. If BLW is not compensated, packet loss can occur.

10.4 Signal Detect

The 8101L supports signal detect in 100Base-TX mode. Therefore, the reception of normal 10Base-T link pulses and fast link pulses defined by IEEE 802.3u Auto-negotiation by the 100Base-TX receiver do not cause the 8101L to assert signal detect.

The signal detect function of the 8101L is incorporated to meet the specifications mandated by the ANSI FDDI TP-PMD standard as well as the IEEE 802.3 100Base-TX standard for both voltage thresholds and timing parameters.

10.5 Line Quality Monitor

The line quality monitor function is available in 100Base-TX mode. It is possible to determine the amount of Equalization being used by accessing certain test registers with the DSP engine. This provides a crude indication of connected cable length. This function allows for a quick and simple verification of the line quality in that any significant deviation from an expected register value (based on a known cable length) would indicate that the signal quality has deviated from the expected nominal case.

10.6 Clock Recovery Module

The Clock Recovery Module (CRM) is supported in 100Base-TX mode. The CRM accepts 125Mb/s MLT3 data from the equalizer. The DPLL locks onto the 125Mb/s data stream and extracts a 125MHz recovered clock. The extracted and synchronized clock and data are used as required by the synchronous receive operations.

10.7 Loopback Operation

Loopback mode is normally used to verify that the logic operations up to the Ethernet cable function correctly. In loopback mode for 100Mbps, the RTL8101L takes frames from the transmit descriptor and transmits them up to internal Twister logic.



10.8 Tx Encapsulation

While operating in 100Base-TX mode, the RTL8101L encapsulates the frames that it transmits according to the 4B/5B code-groups table. The changes of the original packet data are listed as follows :

1. The first byte of the preamble in the MAC frame is replaced with the JK symbol pair.

2. After the CRC, the TR symbol pair is inserted.

10.9 Collision

If the RTL8101L is not in full-duplex mode, a collision event occurs when the receive input is not idle while the RTL8101L transmits. If the collision was detected during the preamble transmission, the jam pattern is transmitted after completing the preamble (including the JK symbol pair).

10.10 Rx Decapsulation

The RTL8101L continuously monitors the network when reception is enabled. When activity is recognized it starts to process the incoming data.

After detecting receive activity on the line, the RTL8101L starts to process the preamble bytes based on the mode of operation.

While operating in 100Base-Tx mode, the RTL8101L expects the frame to start with the symbol pair JK in the first byte of the 8-byte preamble.

The RTL8101L checks the CRC bytes and checks if the packet data ends with the TR symbol pair, if not, the RTL8101L reports an CRC error RSR.

The RTL8101L reports a RSR<CRC> error in any of the following cases :

- 1. In the 100Base-Tx mode, one of the following occur.
- a. An invalid symbol (4B/5B Table) is received in the middle of the frame. RSR<ISE> bit also sets.
- b. The frame does not end with the TR symbol pair.

10.11 Flow Control

The RTL8101L supports IEEE802.3X flow control to improve performance in full-duplex mode. It detects PAUSE packets to achieve flow control task.

10.11.1 Control Frame Transmission

When the RTL8101L detects that its free receive buffer is less than 3K bytes, it sends a **PAUSE packet with pause_time(=FFFFh)** to inform the source station to stop transmission for the specified period of time. After the driver has processed the packets in the receive buffer and updated the boundary pointer, the RTL8101L sends the other **PAUSE packet with pause_time(=0000h)** to wake up the source station to restart transmission.

10.11.2 Control Frame Reception

The RTL8101L enters a back off state for a specified period of time when it receives a valid **PAUSE packet** with pause_time(=n). If the PAUSE packet is received while the RTL8101L is transmitting, the RTL8101L starts to back off after current transmission completes. The RTL8101L is free to transmit the next packets when it receives a valid **PAUSE packet with pause_time(=0000h)** or the backoff timer(=n*512 bit time) elapses.

Note: The PAUSE operation cannot be used to inhibit transmission of MAC Control frames (e.g. PAUSE packet). The N-way flow control capability can be disabled, please refer to Section 6, EEPROM (93C46) Contents for a detailed description.




10.12 LED Functions

10.12.1 10/100 Mbps Link Monitor

The Link Monitor senses the link integrity or if a station is down.


10.12.2 LED_RX

In 10/100 Mbps mode, the LED function is like RTL8139C(L).






10.12.3 LED_TX




10.12.4 LED_TX+LED_RX





11. Application Diagram





12. Electrical Characteristics

12.1 Temperature Limit Ratings:

Parameter	Minimum	Maximum	Units
Storage temperature	-55	+125	°C
Operating temperature	0	70	°C

12.2 DC Characteristics:

Supply voltage Vcc = 3.0V min. to 3.6V max.


Symbol	Parameter	Conditions	Minimum	Maximum	Units
V _{OH}	Minimum High Level Output Voltage	I _{OH} = -8mA	0.9 * Vcc	Vcc	V
V _{OL}	Maximum Low Level Output Voltage	I _{OL=8mA}		0.1 * Vcc	V
V _{IH}	Minimum High Level Input Voltage		0.5 * Vcc	Vcc+0.5	V
V _{IL}	Maximum Low Level Input Voltage		-0.5	0.3 * Vcc	V
IIN	Input Current	V _{IN=} V _{CC or GND}	-1.0	1.0	uA
IOZ	Tri-State Output Leakage Current	V _{OUT=} V _{CC or}	-10	10	uA
		GND			
ICC	Average Operating Supply Current	I _{OUT} =0mA,		330	mA




12.3 AC Characteristics

12.3.1 PCI Bus Operation Timing:

Target Read




Target Write






Configuration Read




Downloaded from Elcodis.com electronic components distributor



BUS Arbitration




Memory Read






Memory Write




Target Initiated Termination - Retry






Target Initiated Termination - Disconnect




Target Initiated Termination - Abort






Master Initiated Termination – Abort





Parity Operation - one example





13. Dimensions





SECTION B-B

Ν	ote:	
	m	

1.To be determined at seating plane -c-

2.Dimensions D1 and E1 do not include mold protrusion. D1 and E1 are maximum plastic body size dimensions

including mold mismatch.

3.Dimension b does not include dambar protrusion.

- Dambar can not be located on the lower radius of the foot.
- 4.Exact shape of each corner is optional.
- 5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 6. A₁ is defined as the distance from the seating plane to the lowest point of the package body.

7.Controlling dimension: millimeter.

8. Reference document:	JEDEC MS-026, BED.	

TITLE: 100LD LQFP (14x14x1.4mm)								
PACKAGE	PACKAGE OUTLINE DRAWING , FOOTPRINT 2.0mm							
	LEADFRAME MATERIAL:							
APPROVE	APPROVE DOC. NO.							
		VERSION	1					
		PAGE	OF					
CHECK		DWG NO.	LQ100 - P1					
	DATE							
REA	REALTEK SEMICONDUCTOR CORP.							

Symbol	Din	nension	1 in	Din	nension	n in	
		inch		mm			
	Min	Nom	Max	Min	Nom	Max	
Α	-	-	0.067	-	-	1.70	
Aı	0.000	0.004	0.008	0.00	0.1	0.20	
A ₂	0.051	0.055	0.059	1.30	1.40	1.50	
В	0.006	0.009	0.011	0.15	0.22	0.29	
b 1	0.006	0.008	0.010	0.15	0.20	0.25	
С	0.004	1	0.008	0.09	1	0.20	
C1	0.004	1	0.006	0.09	I	0.16	
D	0.0	630 BS	SC	16.00 BSC			
D 1	0.:	551 BS	SC	14.00 BSC			
Е	0.0	630 BS	SC	16.00 BSC			
E1	0.:	551 BS	SC	14.00 BSC			
e	0.0	020 BS	SC	0.50 BSC			
L	0.016	0.024	0.031	0.40	0.60	0.80	
\mathbf{L}_{1}		039 RI			.00 RE		
θ	0°	3.5°	9°	0°	3.5°	9°	
θ_1	0°	-	-	0°	-	-	
θ_2	1	12°TYP			12°TYP		
θ3	1	12°TYP			12°TYP		



Realtek Semiconductor Corp. Headquarters

No. 2, Industry East Road IX, Science-based Industrial Park, Hsinchu, 300, Taiwan, R.O.C. Tel : 886-3-5780211 Fax : 886-3-5776047 WWW: www.realtek.com.tw