

REV1.2 September 7, 2001

## Table of Contents

## TLCS-900/L1 Devices

## TMP91C829F

1. OUTLINE AND DEVICE CHARACTERISTICS
2. PIN ASSIGNMENT AND PIN FUNCTIONS
3. OPERATION
3.1 CPU
3.2 Outline of Operation Modes
3.3 Memory Map
3.4 Triple Clock Function and Standby Function
3.5 Interrupts
3.6 Ports Functions
3.7 Chip Select/Wait Controller
3.8 8-bit Timers (TMRA)
3.9 16-Bit Timer/Event Counters (TMRB)
3.10Serial Channel
3.11Analog/Digital Converter
3.12Watchdog timer (runaway detection timer)
3.13 Multi-Vector Control
4. ELECTRICAL CHARACTERISTICS
5. Table of SFRs
6. POINTS TO NOTE AND RESTRICTIONS

TMP91C829-1
TMP91C829-4
TMP91C829-8
TMP91C829-8
TMP91C829-10
TMP91C829-11
TMP91C829-12
TMP91C829-25
TMP91C829-41
TMP91C829-67
TMP91C829-77
TMP91C829-101
TMP91C829-112
TMP91C829-140
TMP91C829-149
TMP91C829-154
TMP91C829-163
TMP91C829-172
TMP91C829-192

| REV | PAGE | Modification Item |
| :---: | :---: | :--- |
| 1.2 | 169 | Serial Channel Timing modified " $14 \mathrm{X} " \rightarrow " 16 \mathrm{X}$ " |

## CMOS 16-Bit Microcontrollers

TMP91C829F

## 1. OUTLINE AND FEATURES

TMP91C829 is a high-speed 16-bit microcontroller designed for the control of various mid- to Iarge-scale equipment. With 2 Kbytes of boot ROM included, it allows your programs to be erased
and rewritten on board.
TMP91C829 comes in a 100-pin flat package.
Listed below are the features.
(1) High-speed 16-bit CPU (900/L 1 CPU)

- Instruction mnemonics are upward-compatible with TLCS-90/900
- 16 M bytes of linear address space
- General-purpose registers and register banks
- 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
- Micro DMA: F our-channels (444 ns/2 bytes at 36 MHz )
(2) Minimum instruction execution time: 111 ns (at 36 MHz )
(3) Built-in RAM: 8 K bytes

Built-in ROM: None
Built-in Boot ROM: 2 K bytes
(4) External memory expansion

- Expandable up to 16 Mbytes (shared program/data area)
- Can simultaneously support 8-/16-bit width external data bus
... Dynamic data bus sizing
(5) 8-bit timers: 6 channels
(6) 16-bit timer/event counter: 1 channel
(7) Serial bus interface: 2 channel
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.
(8) 10-bit AD converter: 8 channels
(9) Watchdog timer
(10) Chip Select/Wait controller: 4 blocks
(11) Interrupts: 33 interrupts
- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 17 internal interrupts: 7 priority levels are sel ectable.
- 7 external interrupts: 7 priority levels are selectable.
(Level mode, rising edge mode and falling edge mode are selectable)
(12) Input/output ports: 54 pins
(13) Standby function

Three Halt modes: Idle2 (programmable), Idle1, Stop
(14) Operating voltage

- $\operatorname{VCC}(5 \mathrm{~V})=4.75 \mathrm{~V}$ to 5.25 V (fc max $=36 \mathrm{MHz})$
- $\operatorname{VCC}(3 \mathrm{~V})=3.0 \mathrm{~V}$ to 3.6 V (fc $\max =36 \mathrm{MHz}$ )
(15) Package
- 100-pin QFP: P-LQFP100-1414-0.50B/D

Power on and power off of the supply
Power on and power off of the supply require the simultaneous execution of the 5 V power suply and 3.3 V power supply. When power on and power off of the supply is performed on eigher of them, overlap current may run into the internal logic. Leaving overlap current running results in increase of power dissipation and short LSI life.

Please avoid leaving either of power supplies on.


Figure 1 TMP91C829 Block Diagram

## 2. PIN ASSIGNMENT AND PIN FUNCTIONS

The assignment of input/output pins for the TMP91C829F, their names and functions are as follows:

### 2.1 Pin Assignment Diagram

Figure 2.1 shows the pin assignment of the TMP91C829F.

PIN ASSIGNMENT DIAGRAM


Figure 2.1 Pin assignment diagram (100-pin LQFP)

### 2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.
Table 2.2 Pin names and functions.

| Pin Name | Number of Pins | I/O | Functions |
| :---: | :---: | :---: | :---: |
| D0 to D7 | 8 | I/O | Data (lower): bits 0 to 7 of data bus |
| P10 to P17 <br> D8 to D15 | 8 | $\begin{aligned} & 1 / 0 \\ & 1 / O \end{aligned}$ | Port 1: I/O port that allows I/O to be selected at the bit level (When used to the external 8bit bus) <br> Data (upper): bits 8 to15 of data bus |
| $\begin{aligned} & \text { P20 to P27 } \\ & \text { A16 to A23 } \end{aligned}$ | 8 | Output Output | Port 2: Output port <br> Address: bits 16 to 23 of address bus |
| A8 to A15 | 8 | Output | Address: bits 8 to 15 of address bus |
| A0 to A7 | 8 | Output | Address: bits 0 to 7 of address bus |
| $\overline{\mathrm{RD}}$ | 1 | Output | Read: strobe signal for reading external memory |
| $\overline{\mathrm{WR}}$ | 1 | Output | Write: strobe signal for writing data to pins D0 to D7 |
| $\frac{\mathrm{P} 53}{\mathrm{BUSRQ}}$ | 1 | I/O Input | Port 53: I/O port (with pull-up resistor) <br> Bus Request: signal used to request Bus Release (high-impedance) |
| P54 <br> BUSAK | 1 | I/O <br> Output | Port 54: I/O port (with pull-up resistor) <br> Bus Acknowledge: signal used to acknowledge Bus Release (high-impedance) |
| $\frac{\mathrm{P} 55}{\mathrm{WAIT}}$ | 1 | I/O Input | Port 55: I/O port (with pull-up resistor) <br> Wait: pin used to request CPU bus wait. |
| $\begin{aligned} & \text { P56 } \\ & \text { INT0 } \end{aligned}$ | 1 | I/O Input | Port 56: I/O port (with pull-up resistor) <br> Interrupt request pin0: Interrupt request pin with programmable level / rising edge/ falling edge |
| $\frac{\mathrm{P} 60}{\mathrm{CSO}}$ | 1 | Output Output | Port 60:Output port <br> Chip select 0 : Outputs " 0 " when address is within specified address area. |
| $\frac{\mathrm{P} 61}{\mathrm{CS} 1}$ | 1 | Output Output | Port 61:Output port <br> Chip Select 1: outputs " 0 " when address is within specified address area |
| $\frac{\mathrm{P} 62}{\mathrm{CS} 2}$ | 1 | Output Output | Port 62: Output port <br> Chip Select 2: outputs " 0 " when address is within specified address area |
| $\frac{\mathrm{P} 63}{\mathrm{CS3}}$ | 1 | Output <br> Output | Port 63:Output port <br> Chip Select 3: outputs " 0 " when address is within specified address area |
| P70 <br> TAOIN <br> INT1 | 1 | I/O Input Input | Port 70: I/O port <br> Timer A0 Input <br> Interrupt request pin2: Interrupt request pin with programmable level / rising edge / falling edge |
| P71 <br> TA1OUT | 1 | I/O <br> Output | Port 71: I/O port TimerA0 or Timer A1 Output |
| P72 <br> TA3OUT <br> INT2 | 1 | I/O <br> Output Input | Port 72: I/O port <br> Timer A2 or Timer A3 Output: <br> Interrupt request pin2: Interrupt request pin with programmable level / rising edge /falling edge |


| Pin Name | Number of Pins | I/O | Functions |
| :---: | :---: | :---: | :---: |
| P73 <br> TA4IN <br> INT3 | 1 | $\begin{gathered} \hline \text { I/O } \\ \text { Input } \\ \text { Input } \end{gathered}$ | Port 73: I/O port <br> Timer A4 Input <br> Interrupt request pin3: Interrupt request pin with programmable level / rising edge/ falling edge. |
| $\begin{aligned} & \text { P74 } \\ & \text { TA5OUT } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} 1 / 0 \\ \text { Output } \end{array}$ | Port 74: I/O port <br> Timer A4 or Timer A5 output |
| $\begin{aligned} & \hline \text { P75 } \\ & \text { INT4 } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} \hline \text { I/O } \\ \text { Input } \end{array}$ | Port 75: I/O port <br> Interrupt request pin4 : Interrupt request pin with programmable |
| $\begin{aligned} & \hline \text { P80 } \\ & \text { TXD0 } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} 1 / 0 \\ \text { Output } \\ \hline \end{array}$ | Port 80: I/O port (with pull-up resistor) <br> Serial Send Data 0:Programmable open drain outpin output pin |
| $\begin{aligned} & \hline \text { P81 } \\ & \text { RXD0 } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} \hline 1 / 0 \\ \text { Input } \end{array}$ | Port 81: I/O port (with pull-up resistor) Serial Receive Data 0 |
| P82 <br> SCLKO <br> CTSO | 1 | $\begin{array}{r} 1 / 0 \\ \text { Input } \\ 1 / 0 \end{array}$ | Port 82: I/O port: (With pull-up resistor) <br> Serial Clock I/O 0 <br> Serial Data Send Enable 0 (Clear to Send) |
| $\frac{\text { P83 }}{\text { STS0 }}$ | 1 | 1/0 | Port 83: I/O port (With pull-up resistor) |
| $\begin{aligned} & \hline \text { P84 } \\ & \text { TXD1 } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} 1 / 0 \\ \text { Output } \end{array}$ | Port 84: I/O port (With pull-up resistor) <br> Serial Send Data 0:Programmable open drain outpin output pin |
| $\begin{aligned} & \hline \text { P85 } \\ & \text { RXD1 } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} \text { I/O } \\ \text { Input } \end{array}$ | Port 85: I/O port (with pull-up resistor) Serial Receive Data 1 |
| P86 <br> SCLK1 <br> CTS1 | 1 | $\begin{array}{r} 1 / 0 \\ \text { Input } \\ 1 / 0 \end{array}$ | Port 86: I/O port: (With pull-up resistor) <br> Serial Clock I/O 1 <br> Serial Data Send Enable 1 (Clear to Send) |
| $\frac{\mathrm{P} 87}{\mathrm{STS} 1}$ | 1 | 1/0 | Port 87: I/O port (With pull-up resistor) |
| $\begin{aligned} & \text { P90 } \\ & \text { INT5 } \end{aligned}$ | 1 | $\begin{gathered} \text { I/O } \\ \text { Input } \end{gathered}$ | Port 90: I/O port <br> Interrupt Request Pin 5: interrupt request pin with programmable level/rising edge/ falling edge |
| $\begin{aligned} & \hline \text { P93 } \\ & \text { TBOINO } \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} \text { I/O } \\ \text { Input } \end{array}$ | Port 93: I/O port Timer B0 Input 0 |
| P94 <br> TBOIN1 | 1 | $\begin{array}{r} \hline \text { I/O } \\ \text { Input } \end{array}$ | Port 94: I/O port Timer B0 Input 1 |
| P95 <br> TB0OUT0 | 1 | $\begin{array}{r} 1 / \mathrm{O} \\ \text { Output } \\ \hline \end{array}$ | Port 95: I/O port Timer B0 Output 0 |
| P96 <br> TB0OUT1 | 1 | $\begin{array}{r} 1 / 0 \\ \text { Output } \end{array}$ | Port 96: I/O port Timer B0 Output 1 |
| $\begin{aligned} & \text { PA0 to PA7 } \\ & \text { AN0 to AN7 } \\ & \hline \overline{\text { ADTRG }} \end{aligned}$ | 8 | Input <br> Input <br> Input | Port A0 to A7: Pin used to input port Analog input 0 to 7: Pins used to input to A/D converter A/D trigger: signal used to request A/D start (PA3) |
| $\begin{aligned} & \mathrm{PZ2} \\ & \hline \mathrm{HWR} \\ & \hline \end{aligned}$ | 1 | $\begin{array}{r} 1 / 0 \\ \text { Output } \end{array}$ | Port Z2: I/O port (with pull-up resistor) High Write: strobe signal for writing data to pins D8 to D15 |
| PZ3 | 1 | 1/0 | Port Z3: I/O port (with pull-up resistor) |


| Pin Name | Number <br> of Pins | I/O |  |
| :--- | :---: | ---: | :--- |
| $\overline{\text { BOOT }}$ | 1 | Input | This pin sets boot mode (with pull-up resistor) |
| $\overline{\text { NMI }}$ | 1 | Input | Non-Maskable Interrupt Request Pin: interrupt request pin with <br> programmable falling edge level or with both edge levels programmable |
| AM0 to 1 | 2 | Address mode : External data bus with select pin <br> When external 16-bit bus is fixed or external 8/16 bit buses are mixed, <br> AM1="0", AM0= "1" <br> When external 8-bit bus is fixed, <br> AM1="0", AM0="0" |  |
| $\overline{\text { RESET }}$ | 1 | Input | Reset: initializes TMP91C219F. (With pull-up resistor) |
| VREFH | 1 | Input | Pin for reference voltage input to AD converter (H) |
| VREFL | 1 | Input | Pin for reference voltage input to AD converter (L) |
| AVCC | 1 | I/O | Power supply pin for A/D converter |
| AVSS | 1 |  | GND supply pin for A/D converter |
| X1/X2 | 2 |  | Oscillator connection pins |
| HVCC | 2 |  | Power supply pins(5V) |
| LVCC | 2 |  | Power supply pins(3V) |
| DVSS | 3 |  | GND pins (0 V) |
| EMU0 | 1 | Output | Open pin |
| EMU1 | 1 | output | Open pin |

Note: An external DMA controller cannot access the device's built-in memory or built-in I/O devices using the BUSRQ and BUSAK signal.

Note: All pins which have a built-in pull-up resistor (other than the $\overline{\text { RESET }}$ pin and the $\overline{B O O T}$ pin ) can be dicsonnected from the resistor in software.

## 3. Operation

This section describes the basic components, functions and operation of the TMP91C829.
Notes and restrictions which apply to the various items described here are outlined in Section 7. Precautions and Restrictions at the end of this databook.

### 3.1 CPU

The TMP91C829 incorporates a high-performance 16-bit CPU (the 900/L1 CPU). For a description of this CPU's operation, please refer to the section of this databook which describes the TLCS-900/L1 CPU.
The following sub-sections describe functions peculiar to the CPU used in the TMP91C829; these functions are not covered in the section devoted to the TLCS-900/L1 CPU.

### 3.1.1 Reset

When resetting the TMP91C829 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input Low for at least 10 system clocks (ten states: $8.89 \mu \mathrm{~s}$ at 36 MHz ). And clock gear is initialized to $1 / 16$ mode after reset is released, so clock mode start at $1 / 16$ of maximum speed mode.
When the Reset has been accepted, the CPU performs the following:

- Sets the Program Counter (PC) as follows in accordance with the Reset Vector stored at address FFFF00H to FFFF02H:
$\mathrm{PC}<0$ to $7>\leftarrow$ data in location FFFFOOH
PC $<8$ to 15> $\leftarrow$ data in location FFFF01H
PC $<16$ to $23>\leftarrow$ data in location FFFF 02 H
- Sets the Stack Pointer (XSP) to 100 H .
- Sets bits $\varangle$ FF0 to IFF2> of the Status Register (SR) to 111 (thereby setting the Interrupt Level Mask Register to level 7).
- Sets the $\varangle M A X>$ bit of the Status Register to 1 (MAX Mode).
(N ote: As this product does not support MIN Mode, do not write a 0 to the $\varangle$ MAX> bit.)
- Clears bits $<$ RFPO to RFP2> of the Status Register to 000 (thereby selecting Register Bank 0).
When the Reset is cleared, the CPU starts executing instructions according to the Program Counter settings. CPU internal registers not mentioned above do not change when the Reset is cleared.
When the Reset is accepted, the CPU sets internal I/O, ports and other pins as follows.
- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to General-Purpose Input or Output Port Mode.

Note: The CPU internal register (except to PC, SR, XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 shows the timing of a Reset for the TM P91C829.


（After reset released，startting 2 wait read cycle）

Note：．．．－．－－－－－－－Pull－up（internal） －－－－－－－－－High－z

### 3.2 Outline of Operation Modes

There are multi-chip and multi-boot modes. Which mode is selected depends on the device's pin state after a reset.

- Multi-chip mode: The device nomally operations in this mode. After a reset, the device starts executing the external memory program.
- Multi-boot mode: This mode is used to rewrite the external flash memory by serial transfer (UART) or ATAPI transfer.
After a reset, internal boot program starts up, executing a on-board rewrite program.

Table 3.2.1 Operation Mode Setup Table

| Operation Mode | Mode Setup Input Pin |  |
| :---: | :---: | :---: |
|  | $\overline{\text { RESET }}$ | $\overline{\mathrm{BOOT}}$ |
| Multi-chip Mode |  | H |
| Multi-boot Mode |  | L |

### 3.3 Memory Map

Figure 3.3.1 is a memory map of the TMP91C829F.


Figure 3.3.1 TMP91C829 Memory Map

### 3.4 Triple Clock Function and Standby Function

The TMP91C829 contains (1) a clock gearing system, (2) a standby controller and (3) a noise-reducing circuit. It is used for low-power, low-noise systems.

The clock operating mode is as follows: (a) Single Clock Mode (X1, X2 pins only).
Figure 3.4.1 shows a transition figure.


Figure 3.4.1 System clock block diagram

The clock frequency input from the X 1 and X 2 pins is called fc . In case of TMP91C829, $\mathrm{fc}=\mathrm{f}_{\mathrm{FPH}}$. The system clock $\mathrm{f}_{\mathrm{SYS}}$ is defined as the divided clock of $\mathrm{f}_{\mathrm{FPH}}$, and one cycle of $\mathrm{f}_{\mathrm{SYS}}$ is regrred to as one state.

### 3.4.1 Block diagram of system clock



Figure 3.4.2 Block Diagram of System clock

### 3.4.2 SFR



Figure 3.4.3 SFR for system clock

| $\begin{gathered} \text { EMCCRO } \\ (00 \mathrm{E} 3 \mathrm{H}) \end{gathered}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PROTECT | - | - | - | - | EXTIN | - | - |
|  | Read/Write | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  | After reset | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
|  | Function | $\begin{aligned} & \text { Protect flag } \\ & \text { 0: OFF } \\ & \text { 1: ON } \end{aligned}$ | Always Write 0 | Always Write 1 | Always Write 0 | Always Write 0 | 1: External clock | Always Write 1 | Always Write 1 |
| $\begin{gathered} \text { EMCCR1 } \\ (00 \mathrm{E} 4 \mathrm{H}) \end{gathered}$ | Bit symbol | Writing 1FH turns protections off. Writing any value other than 1FH turns protection on. |  |  |  |  |  |  |  |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset |  |  |  |  |  |  |  |  |
|  | Function |  |  |  |  |  |  |  |  |

Figure 3.4.4 SFR for noise-reducing

### 3.4.3 System clock controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR0 to GEAR2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, $\mathrm{fc} / 2, \mathrm{fc} / 4, \mathrm{fc} / 8$ or $\mathrm{fc} / 16$ ). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization<GEAR0 to GEAR2>=100 will cause the system dock (fsys) to be set to $\mathrm{fc} / 32$ (fc/16 $\times 1 / 2$ ) after a Reset.

For example, fsys is set to 1.125 MHz when the 36 MHz oscillator is connected to the X 1 and X 2 pins.
(1) Clock gear controller

The ffPh is set according to the contents of the Clock Gear Select Register SYSCR1<GEARO to GEAR2>to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of $f$ fPH reduces power consumption.

## Example: Changing to a high-frequency gear

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0000B ; Changes fsys to fc/2.

## X: Don't care

(Changing to high-frequency clock gear)
To change the clock gear, write the appropriate value to the SYSCR1<GEARO to GEAR2> register. The value of $f_{\text {fPH }}$ will not change until a period of time equal to the warm-up time has elapsed from the point at which the register is written to.

There is a possibility that the instruction immediately following the instruction which changes the clock gear will be executed before the new clock setting comes into effect. To ensure that this does not happen, insert a dummy instruction (to execute a Write cycle) as follows:

Example:
SYSCR1

| EQU | 00 E 1 H |  |  |
| :--- | :--- | :--- | :--- |
| LD | (SYSCR1), $\mathrm{XXXX0001B}$ | $;$ | Changes fsys to fc/4. |
| LD | (DUMMY), $00 \mathrm{H} ;$ | Dummy instruction |  |
| Instruction to be executed after clock gear has changed |  |  |  |

(2) Internal clock pin output function

The P84/SCOUT pin outputs an internal clock: fFPH .
The following combination of settings - Port 8 Control Register P8CR $\langle P 84 C>=1$ and $\mathrm{P} 8 \mathrm{FC}<\mathrm{P} 84 \mathrm{~F}>=1$ - specifies that a clock signal will be output on the SCOUT pin.
Table 3.4.1 shows the pin state of the P84/SCOUT pin when it is selected for clock output in the different operation modes.

Table 3.4.1 SCOUT pin states in different operation modes

| NORMAL, <br> SLOW | HALT Mode |  |  |
| :---: | :---: | :---: | :---: |
|  | Outputs $\mathrm{f}_{\text {FPH }}$ clock. |  | IDLE2 | IDLE1 |

### 3.4.4 Prescaler clock controller

For the internal I/O (TMRA01 to TMRA45, TMRB0 and SIO0) there is a prescaler which can divide the clock.

The $\phi$ T clock input to the prescaler is either the clock fFPH divided by 2 or the clock fc/16 divided by 2 . The setting of the SYSCRO $<$ PRCK 0 to PRCK $1>$ register determines which clock signal is input.

The $\phi$ T0 clock input to the prescaler is either the clock fFPH divided by 4 or the clock fc/16 divided by 4 . The setting of the SYSCRO $<$ PRCK 0 to PRCK $1>$ register determines which clock signal is input.
3.4.5 Noise reduction circuits

Noise reduction circuits are built in, allowing implementation of the following features.
(1) Single drive for high-frequency oscillator
(2) Protection of register contents

The above functions are performed by making the appropriate settings in the EMCCRO and EMCCR1 registers.
(1) Single drive for high-frequency oscillator
(Purpose)
Not need twin-drive and protect mistake-operation by inputted noise to X 2 pin when the external-oscillator is used.
(Block diagram)

(Setting method)
When a 1 is written to the EMCCRO<EXTIN>, the oscillator is disabled and is operated as a buffer. The X 2 pin always outputs a 1.
$<E X T I N>$ is initialized to 0 by a Reset.
(2) Protection of register contents
(Purpose)
An item for mistake-operation by inputted noise.
To execute the program certainty which is occurred mistake-operation, the protect-register can be disabled write-operation for the specific SFR.

## Write-disabled SFRs

1. CS/WAIT controller

B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3
2. Clock gear (only EMCCR1 can be written to.)

SYSCR0, SYSCR1, SYSCR2, EMCCR0
(Block diagram)

(Setting method)
Writing any value other than 1FH to the EMCCR1 register turns on protection, thereby preventing the CPU from writing to the specific SFR.

Writing 1FH to EMCCR1 turns off protection.
The protection status is set in EMCCRO<PROTECT>.
Resetting initializes the protection status to OFF.

### 3.4.6 Standby controller

(1) HALT Modes

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE 1 or STOP M ode, depending on the contents of the SYSCR2\&HALTM 1,HALTM0> register.

The subsequent actions performed in each mode are as follows:
(1) IDLE2: The CPU only is halted.

In IDLE2 Mode internal I/O operations can be performed by setting the following registers.
Table 3.4.2 shows the registers of setting operation during IDLE 2 Mode.
Table 3.4.2 The registers of setting operation during IDLE2 Mode

| Internal I/O | SFR |
| :--- | :--- |
| TMRA01 | TA01RUN $<12 T A 01>$ |
| TMRA23 | TA23RUN $<12 T A 23>$ |
| TMRA45 | TA45RUN $<12 T A 45>$ |
| TMRB0 | TB0RUN $<12 T B 0>$ |
| SIO0 | SC0MOD1<I2S0> |
| AD converter | ADMOD1<I2AD> |
| WDT | WDMOD<12WDT> |

(2) IDLE 1: Only the oscillator to operate.
(3) STOP: All internal circuits stop operating.

The operation of each of the different HALT Modes is described in Table 3.4.3.

Table 3.4.3 I/O operation during HALT Modes

| HALT Mode |  | IDLE2 | IDLE1 | STOP |
| :---: | :---: | :---: | :---: | :---: |
| SYSCR2 [HALTM1:0](HALTM1:0) |  | 11 | 10 | 01 |
| Block | CPU | Stop |  |  |
|  | I/O ports | Maintain same state as when HALT instruction was executed. |  | See Table 3.4.6 |
|  | TMRA, TMRB | Can be selected | Stopped |  |
|  | SIO |  |  |  |
|  | AD converter |  |  |  |
|  | WDT |  |  |  |
|  | Interrupt controller | Operational |  |  |

(2) How to clear a HALT mode

The Halt state can be cleared by a Reset or by an interrupt request. The combination of the value in $\langle F F 0$ to IFF2> of the Interrupt Mask Register and the current HALT mode determine in which ways the HALT mode may be cleared. The details associated with each type of Halt state clearance are shown in Table 3.4.4.

- Clearance by interrupt request

Whether or not the HALT mode is cleared and subsequent operation depends on the status of the generated interrupt. If the interrupt request level set before execution of the HALT instruction is greater than or equal to the value in the Interrupt Mask Register, the following sequence takes place: the HALT mode is cleared, the interrupt is then processed, and the CPU then resumes execution starting from the instruction following the HALT instruction. If the interrupt request level set before execution of the HALT instruction is less than the value in the I nterrupt Mask Register, the HALT mode is not cleared. (If a non-maskable interrupt is generated, the Halt mode is cleared and the interrupt processed, regardless of the value in the Interrupt Mask Register.)

However, for INTO to INT4 only, even if the interrupt request level set before execution of the HALT instruction is less than the value in the I nterrupt Mask Register, the HALT mode is cleared. In this case, the interrupt is not processed and the CPU resumes execution starting from the instruction following the HALT instruction. The interrupt request flag remains set to 1.

## - Clearance by Reset

Any Halt state can be cleared by a Reset.
When STOP M ode is cleared by a RESET signal, sufficient time (at least 3 ms ) must be allowed after the Reset for the operation of the oscillator to stabilize.

When a HALT mode is cleared by resetting, the contents of the internal RAM remain the same as they were before execution of the HALT instruction. However, all other settings are re-initialized. (Clearance by an interrupt affects neither the RAM contents nor any other settings - the state which existed before the HALT instruction was executed is retained.)

Table 3.4.4 Source of Halt state clearance and Halt clearance operation

| Status of Received Interrupt |  |  | Interrupt Enabled(interrupt level) $\geq$ (interrupt mask) |  |  | $\begin{gathered} \text { Interrupt Disabled } \\ \text { (interrupt level) < (interrupt mask) } \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HALT mode | IDLE2 | IDLE1 | STOP | IDLE2 | IDLE1 | STOP |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{2} \\ & \stackrel{\rightharpoonup}{0} \\ & \underline{y} \end{aligned}$ | NMI <br> INTWDT <br> INTO to 4 <br> INT5 <br> INTTAO to 5 <br> INTTB-00, 01, OF0 <br> INTRXO, TXO <br> INTRX1, TX1 <br> INTAD |  | $\begin{gathered} \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \end{gathered}$ | $\begin{gathered} \hline{ }^{* 1} \\ \times \\ \times{ }_{* 1} \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \end{gathered}$ | $\begin{gathered} - \\ \hline \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \end{gathered}$ | $\begin{gathered} - \\ \hline- \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \end{gathered}$ | $\begin{gathered} - \\ { }_{\circ^{* 1}} \\ \times \\ \times \\ \times \\ \times \\ \times \\ \times \\ \hline \end{gathered}$ |
|  |  | RESET | - | * | * | * | - |  |

* : After clearing the HALT mode, CPU starts interrupt processing. (RESET initializes the microcont.)
o: After clearing the HALT mode, CPU resumes executing starting from instruction following the HALT instruction.
$x$ : Cannot be used to clear the HALT mode.
—: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7 , the highest priority level. There is not this combination type.
*1: The HALT mode is cleared when the warm-up time has elapsed.
Note: When the HALT mode is cleared by INTO to 4 interrupt of the level mode in the interrupt enabled status, hold level $H$ until starting interrupt processing. If level $L$ is set before holding level $L$, interrupt processing is correctly started.


## (Example-clearing IDLE1 M ode)

An INTO interrupt clears the Halt state when the device is in IDLE 1 Mode.

(3) Operation
(1) IDLE2 Mode

In IDLE2 Mode only specific internal I/O operations, as designated by the IDLE2 Setting Register, can take place. Instruction execution by the CPU stops.

Figure 3.4.5 illustrates an example of the timing for clearance of the IDLE2 Mode Halt state by an interrupt.


Figure 3.4.5 Timing chart for IDLE2 Mode Halt state cleared by interrupt
(2) IDLE1 Mode

In IDLE 1 Mode, only the internal oscillator and the RTC continue to operate. The system clock in the MCU stops.
In the Halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the Halt state (i.e. restart of operation) is synchronous with it.

Figure 3.4.6 illustrates the timing for clearance of the IDLE 1 M ode Halt state by an interrupt.


Figure 3.4.6 Timing chart for IDLE1 Mode Halt state cleared by interrupt
(3) STOP Mode

When STOP Mode is selected, all internal circuits stop, including the internal oscillator Pin status in STOP Mode depends on the settings in the SYSCR2<DRVE > register. Table 3.4.6 summarizes the state of these pins in STOP M ode.

After STOP M ode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. See the sample warm-up times in Table 3.4.5.

Figure 3.4.7 illustrates the timing for clearance of the STOP Mode Halt state by an interrupt.


Figure 3.4.7 Timing chart for STOP Mode Halt state cleared by interrupt

Table 3.4.5 Sample warm-up times after clearance of STOP Mode
$@ \mathrm{f} \mathrm{OSCH}=36 \mathrm{MHz}$

| SYSCR2<WUPTM1,WUPTM0> |  |  |
| :---: | :---: | :---: |
| $01\left(2^{8}\right)$ | $10\left(2^{14}\right)$ | $11\left(2^{16}\right)$ |
| $7.1 \mu \mathrm{~s}$ | 0.455 ms | 1.820 ms |

Table 3.4.6 Pin states in STOP Mode

| Pin Names | I/O | <DRVE> $=0$ | <DRVE> = 1 |
| :---: | :---: | :---: | :---: |
| D0 to 7 | Input/ Output Mode | - | - |
| P10 to 17(D8 to 15) | Input Mode Output Mode Input/output Mode | $\qquad$ | Output <br> - |
| P20 to 27(A16 to 23), A0 to 15 | Input/output Mode Output |  | Input/Output Output |
| $\overline{\mathrm{RD}}$, $\overline{\mathrm{WR}}$ | Output pin | - | Output |
| PZ2, PZ3 | Input Mode Output Mode | $\begin{aligned} & \text { PU* } \\ & \text { PU* } \\ & \hline \end{aligned}$ | Input <br> Output |
| P53 to P56 | Input Mode Output Mode | $\begin{aligned} & \text { PU* } \\ & \text { PU* } \end{aligned}$ | Input <br> Output |
| P60 to P63 | Output Mode | - | Output |
| P70 to P75 | Input Mode Output Mode | — | Input <br> Output |
| P80 to P87 | Input Mode Output Mode | $\begin{aligned} & \text { PU* } \\ & \text { PU* } \end{aligned}$ | Input Output |
| P90,P93 to 97 | Input Mode Output Mode | — | Input Output |
| PA0 to PA7 | Input Mode | - | - |
| $\overline{\mathrm{NMI}}$ | Input pin | Input | Input |
| RESET | Input | Input | Input |
| AM0, AM1 | Input | Input | Input |
| X1 | Input | - | - |
| X2 | Output | H Level Output | H Level Output |

—: Input pin invalid (Input Mode); output pin High-Impedance (Output Mode).
Input: Input gate in operation. Input voltage should be fixed to L or H so that input pin stays constant.

## Output: Output state

PU*: Programmable pull-up pin. Input Gate Disabled state. No through-current even if the pin is set to High-Impedance.

### 3.5 Interrupts

Interrupts are controlled by the CPU Interrupt Mask Register SR\&FF2:0> and by the built-in interrupt controller.

The TMP91C829 has a total of 33 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources

> (Software interrupts,Illegal Instruction interrupt)

- Interrupts on external pins ( $\overline{\text { NMI }}$ and INT0 to INT5): 7 sources
- Internal I/O interrupts: 19 sources

A (fixed) individual interrupt vector number is assigned to each interrupt.
One of seven (variable) priority level can be assigned to each maskable interrupt.
The priority level of non-maskable interrupts are fixed at 7 as the highest level.
When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU.If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU.(The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register $\langle\mathrm{FF}[2: 0]>$. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register $\triangleleft F F[2: 0]>$ value can be updated using the value of the EI instruction (EI num sets $\langle F F$ [2:0] $>$ data to num).

For example, specifying "EI 3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction ( $\langle\mathrm{FF}[2: 0]>=7$ ) is identical to the EI 7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6 . The El instruction is vaild immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/L1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover,TMP91C829 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.5.1 shows the overall interrupt processing flow.


Figure 3.5.1 Interrupt and micro DMA processing sequence

### 3.5.1 General-purpose interrupt processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. That is also the same as TLCS-900/L and TLCS-900/H.
(1) The CPU reads the interrupt vector from the interrupt controller. If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
(The default priority is already fixed for each interrupt: the smaller vector value has the higher priority level.)
(2) The CPU pushes the value of Program Counter(PC) and Status Register(SR) onto the stack area (indicated by XSP).
(3) The CPU sets the value which is the priority level of the accepted interrupt plus $1(+1)$ to the Interrupt Mask Register $\triangleleft \mathrm{FF}[2: 0]>$. However, if the priority level of the accepted interrupt is 7 , the register's value is set to 7 .
(4) The CPU increases the interrupt nesting counter INTNEST by $1(+1)$.
(5) The CPU jumps to the address indicated by the data at address "FFFF OOH +interrupt vector" and starts the interrupt processing routine.
The above processing time is 18 -states $(1.0 \mathrm{usec}$. at 36 MHz ) as the best case(16bits data-bus width and 0 -wait).

When the CPU compled the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of Program Counter(PC) and Status Register(SR) from the stack and decreases the Interrupt Nesting counter INTNEST by $1(-1)$.
Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)
If an interrupt request which has a priority level equal to or greater than the value of the CPU Interrupt Mask Register $\varangle$ FF[2:0]>comes out, the CPU accepts its interrupt. Then, the CPU Interrupt Mask Register $\triangleleft \mathrm{FF}[2: 0]>$ is set to the value of the priority level for the accepted interrupt plus 1(+1).
Therefore, if an interrupt is generated with a higher level than the current interrupt during its processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.
Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting.
A Reset initializes the Interrupt Mask Register $\varangle F F[2: 0]>$ to 111, disabling all maskable interrupts.
Table 3.5.1 shows the TM P91C829 interrupt vectors and micro DMA start vectors. The address FFFF 00 H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.5.1 TMP91C829F interrupt vectors and micro DMA start vectors

| Default Priority | Type | Interrupt Source or Source of Micro DMA Request | Vector Value | Vector Reference Address | Micro DMA Start Vector |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 9 \end{gathered}$ | Non-mask able | Reset or [SWIO] instruction <br> [SWI1] instruction <br> Illegal instruction or [SWI2] instruction <br> [SWI3] instruction <br> [SWI4] instruction <br> [SWI5] instruction <br> [SWI6] instruction <br> [SWI7] instruction <br> $\overline{\mathrm{NMI}}$ : NMI pin input <br> INTWD: Watchdog Timer | $\begin{aligned} & 0000 \mathrm{H} \\ & 0004 \mathrm{H} \\ & 0008 \mathrm{H} \\ & 000 \mathrm{CH} \\ & 0010 \mathrm{H} \\ & 0014 \mathrm{H} \\ & 0018 \mathrm{H} \\ & 001 \mathrm{CH} \\ & 0020 \mathrm{H} \\ & 0024 \mathrm{H} \\ & \hline \end{aligned}$ | FFFFOOH <br> FFFF04H <br> FFFF08H <br> FFFFOCH <br> FFFF10H <br> FFFF14H <br> FFFF18H <br> FFFF1CH <br> FFFF20H <br> FFFF24H | - - - - - - - |
| - |  | Micro DMA | - | - | - |
| 11 |  | INTO: INT0 pin inpu | 0028H | FFFF28H | OA |
| 12 |  | INT1: INT1 pin input | 002CH | FFFF2CH | OBH |
| 13 |  | INT2: INT2 pin input | 0030H | FFFF30H | OCH |
| 14 |  | INT3: INT3 pin input | 0034H | FFFF34H | ODH |
| 15 |  | INT4: INT4 pin input | 0038H | FFFF38H | OEH |
| 16 |  | INT5: INT5 pin input | 003 CH | FFFF3CH | OFH |
| 17 |  | (reserved) | 0040H | FFFF50H | 10 H |
| 18 |  | (reserved) | 0044H | FFFF544 | 11H |
| 19 |  | (reserved) | 0048H | FFFF48F | 12 H |
| 20 |  | INTTA0: 8-bit timer 0 | 004 CH | FFFF4CH | 13H |
| 21 |  | INTTA1: 8-bit timer 1 | 0050H | FFFF50H | 14H |
| 22 |  | INTTA2: 8-bit timer 2 | 0054H | FFFF54H | 15H |
| 23 |  | INTTA3: 8-bit timer 3 | 0058H | FFFF58H | 16 H |
| 24 |  | INTTA4: 8-bit timer 4 | 005 CH | FFFF5CH | 17H |
| 25 |  | INTTA5: 8-bit timer 5 | 0060H | FFFF60H | 18 H |
| 26 |  | (reserved) | 0064H | FFFF64H | 19H |
| 27 |  | (reserved) | 0068H | FFFF68H | 1 AH |
| 28 |  | INTTB00: 16-bit timer 0 (TB0RG0) | 006 CH | FFFF6CH | 1BH |
| 29 | Maskable | INTTB01: 16-bit timer 0 (TB0RG1) | 0070H | FFFF70H | 1 CH |
| 30 |  | (reserved) | 0074H | FFFF74H | 1DH |
| 31 |  | (reserved) | 0078H | FFFF78H | 1EH |
| 32 |  | INTTBOF0: 16-bit timer 0 (overflow) | 007CH | FFFF7CH | 1FH |
| 33 |  | (reserved) | 0080H | FFFF80H | 20 H |
| 34 |  | INTRX0: Serial receive (Channel 0) | 0084H | FFFF84H | 21 H |
| 35 |  | INTTX0: Serial transmission (Channel 0) | 0088H | FFFF88H | 22 H |
| 36 |  | INTRX1: Serial receive (Channel 1) | 008 CH | FFFF8CH | 23 H |
| 37 |  | INTTX1: Serial transmission (Channel 1) | 0090H | FFFF09H | 24H |
| 38 |  | (reserved) | 0094H | FFFF94H | 25 H |
| 39 |  | (reserved) | 0098H | FFFF98H | 26 H |
| 40 |  | INTAD: AD conversion end | 009 CH | FFFF9CH | 27H |
| 41 |  | INTTCO: Micro DMA end (Channel 0) | OOAOH | FFFFAOH | 28 H |
| 42 |  | INTTC1: Micro DMA end (Channel 1) | 00A4H | FFFFA4H | 29 H |
| 43 |  | INTTC2: Micro DMA end (Channel 2) | 00A8H | FFFFA8H | 2 AH |
| 44 |  | INTTC3: Micro DMA end (Channel 3) | 00 ACH | FFFFACH | 2BH |
| - |  |  | 00B0H | FFFFBOH | - |
| to |  | (reserved) | to | to | to |
| - |  |  | 00FCH | FFFFFFCH | - |

### 3.5.2 Micro DMA processing

In addition to general-purpose interrupt processing, the TMP91C829 supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level (level 6) among maskable interrupts, regardless of the priority level of the particular interrupt source. Micro. The micro DMA has 4 channels and is possible continuous transmission by specifing the say later burst mode.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU goes to a stand-by mode by HALT instruction, the requirement of micro DMA will be ignored (pending).
(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on $\varangle F F[2: 0]>=$ ??
The 4 micro DMA channels allow micro DMA processing to be set for up to 4 types of interrupts at any one time. When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared.

The data are automatically transferred once( $1 / 2 / 4$ bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by $1(-1)$.

If the decreased result is 0 , the micro DMA transfer end interrupt (INTTCO to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register DMAnV is cleared to 0 , the next micro DMA is disabled and micro DMA processing completes. If the decreased result is other than " 0 ", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTCO to INTTC3) aren't generated.
If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (not using the interrupts as a general-purpose interrupt: level 1 to 6), first set the interrupts level to 0 (interrupt requests disabled).

If using micro DMA and general-purpose interrupts together, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt.

The priority of the micro DMA transfer end interrupt (INTTCO to INTTC3) is defined by the interrupt level and the default priority as the same as the other maskable interrupt.

If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (high) >channel 3 (Iow)).
While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24 -bit addresses. Accordingly, micro DMA can access 16 Mbytes (the upper eight bits of the 32 bits are not valid).
Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (one-word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source / destination addresses are increased, decreased, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see (4) "Transfer Mode Register". As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source.(The micro DMA processing count is maximized when the transfer counter initial value is set to 0000 H .)

Micro DMA processing can be started by the 23 interrupts shown in the micro DMA start vectors of Figure 3.5.1 and by the micro DMA soft start, making a total of 24 interrupts.

Figure 3.5.2 shows the word transfer micro DMA cycle in transfer destination address INC mode (except for Counter mode, the same as for other modes).
(The conditions for this cycle are based on an external 16 -bit bus, 0 waits, trandfer source/transfer destination addresses both even-numberd values).


Figure 3.5.2 Timing for micro DMA cycle
States 1 to 3: Instruction fetch cycle (gets next address code).
If 3 bytes and more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.
States 4 to 5: Micro DMA read cycle
State 6: Dummy cycle (the address bus remains unchanged from state 5)
States 7 to 8: Micro DMA write cycle
Note1: If the source address area is an 8 -bit bus, it is increased by two states.
If the source address area is a 16 -bit bus and the address starts from an odd number, it is increased by two states.

Note2: If the destination address area is an 8-bit bus, it is increased by two states. If the destination address area is a 16 -bit bus and the address starts from an odd number, it is increased by two states.
(2) Soft start function

In addition to starting the micro DMA function by interrupts, TM P91C815 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing 1 to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to 0 .

Only one-channel can be set once for micro DMA. (Do not write 1 to plural bits.)
When writing again 1 to the DMAR register, check whether the bit is 0 before writing 1.

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is 0 after start up of the micro DMA.

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAR | DMA <br> Request <br> Register | 89h |  |  |  |  | DMA Request |  |  |  |
|  |  |  |  |  |  |  | DMAR3 | DMAR2 | DMAR1 | DMAR0 |
|  |  | (no RMW) |  |  |  |  | R/W |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr,r" instruction.

(4) Detailed description of the Transfer Mode Register


Note1: " n " is the corresponding micro DMA channels 0 to 3
DMADn +/DMASn+ : Post-increment (increment register value after transfer)
DMADn -/DMASn- : Post-decrement (decrement register value after transfer)
The $\mathrm{I} / \mathrm{Os}$ in the table mean fixed address and the memory means increment(INC) or decrement(DEC) addresses.

Note2: Execution time is under the condition of:
16bit bus width(both translation and destination address area) / 0 wait /
$\mathrm{fc}=36 \mathrm{MHz} /$ selected high frequency mode (fc $\times 1$ )
Note3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the above table.

### 3.5.3 Interrupt controller operation

The block diagram in Figure 3.5 .3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 24 interrupt channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peri pherals. The flag is cleared to zero in the following cases:

- when reset occurs
- when the CPU reads the channel vector after accepted its interrupt
- when executing an instruction that clears the interrupt (write DMA start vector to INTCLR register)
- when the CPU receives a micro DMA request (when micro DMA is set)
- when the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g. INTEOAD or INTE12). 6 interrupt priorities levels ( 1 to 6 ) are provided. Setting an interrupt source's priority level to 0 (or 7 ) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and Watch dog Timer interrupts) is fixed at 7 . If interrupt request with the same level are generated at the same time, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value $\varangle F F[2: 0]>$ in the Status Register by the interrupt request signal with the priority value set;;if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by $1(+1)$ in the CPU SR $\triangleleft F F[2: 0]>$. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR $\triangleleft$ FF[2:0]>.

The interrupt controller also has registers (4 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.5.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g. DMAS and DMAD) prior to the micro DMA processing.

(1) Interrupt priority setting registers


(2) External interrupt control


INT5 level Enable

| 0 | Edge detect INT |
| :---: | :--- |
| 1 | Level INT |

INT4 level Enable

| 0 | Edge detect INT |
| :---: | :--- |
| 1 | Level INT |

INT3 level Enable

| 0 | Edge detect INT |
| :---: | :--- |
| 1 | Level INT |

When switching IIMCO and 1 registers, first every FC registers in port which built-in INT function set to 0 .

Setting functions on External Interrupt pins

| Interrupt pin | Mode |  |  | Setting method |
| :---: | :---: | :---: | :---: | :---: |
| NMI | $\downarrow$ |  | Falling edge | <NMIREE>=0 |
|  | $\pm \pi$ | Both falling and Rising edges |  | <NMIREE>=1 |
| INTO |  | $\Lambda$ | Rising edge | <10LE>=0,<10EDGE>=0 |
|  |  | $\stackrel{\square}{ }$ | Falling edge | <10LE>=0,<10EDGE>=1 |
|  |  | $7^{\circ} \mathrm{C}$ | High level | <10LE>=1,<10EDGE>=0 |
|  |  | ㄱ. 5 | Low level | <10LE>=1,<10EDGE>=1 |
| INT1 | $\pi$ |  | Rising edge | <11LE>=0,<11EDGE>=0 |
|  | $\checkmark$ |  | Falling edge | <11LE>=0,<11EDGE>=1 |
|  | ${ }^{\circ} \mathrm{C}$ |  | High level | <11LE>=1,<11EDGE>=0 |
|  | 7. 5 |  | Low level | <11LE>=1,<11EDGE>=1 |
| INT2 | $\pi$ |  | Rising edge | <12LE>=0,<12EDGE>=0 |
|  | $\downarrow$ |  | Falling edge | <12LE>=0,<12EDGE>=1 |
|  | $7^{\circ} \mathrm{C}$ |  | High level | <12LE>=1,<12EDGE>=0 |
|  | $\square .5$ |  | Low level | <12LE>=1,<12EDGE>=1 |
| INT3 | - |  | Rising edge | <13LE>=0,<13EDGE>=0 |
|  | $\downarrow$ |  | Falling edge | <13LE>=0,<13EDGE>=1 |
|  | $7{ }^{\circ} \mathrm{L}$ |  | High level | <13LE>=1,<13EDGE>=0 |
|  | 7. 5 |  | Low level | <3LE>=1,<13EDGE>=1 |
| INT4 | $\pi$ |  | Rising edge | <14LE>=0,<14EDGE>=0 |
|  | $\checkmark$ |  | Falling edge | <14LE>=0,<14EDGE>=1 |
|  | $7{ }^{\circ}$ |  | High level | <14LE>=1,<14EDGE>=0 |
|  | ]. 5 |  | Low level | <14LE>=1,<14EDGE>=1 |
| INT5 | $\pi$ |  | Rising edge | <15LE>=0,<15EDGE>=0 |
|  | $\checkmark$ |  | Falling edge | <15LE>=0,<15EDGE>=1 |
|  | $7{ }^{\circ} \mathrm{L}$ |  | High level | <15LE>=1,<15EDGE>=0 |
|  | $\square .5$ |  | Low level | <15LE>=1,<15EDGE>=1 |

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.5.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.
INTCLR $\leftarrow$ OAH Clears interrupt request flag INTO.

| Name | Symbol | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt <br> Clear <br> Control | INTCLR | $\left\|\begin{array}{c} 88 \mathrm{H} \\ \text { (no } \mathrm{RMW}) \end{array}\right\|$ | - |  | CLRV5 | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRVO |
|  |  |  | w |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Interrupt Vector |  |  |  |  |  |  |  |

(4) Micro DMA start vector registers

These registers assign micro DMA processing to an sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the microDMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

| Name | Symbol | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAO Start Vector | DMAOV | $\begin{array}{\|c\|} \hline 80 \mathrm{H} \\ \text { (no RMW) } \end{array}$ | $\bigcirc$ | $\mathrm{S}^{2}$ | DMAO Start Vector |  |  |  |  |  |
|  |  |  |  |  | DMAOV5 | DMA0V4 | DMAOV3 | DMAOV2 | DMA0V1 | DMAOVO |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
| DMA1 Start Vector | DMA1V | $\begin{gathered} 81 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | $\bigcirc$ | - | DMA1 Start Vector |  |  |  |  |  |
|  |  |  |  |  | DMA1V5 | DMA1V4 | DMA1V3 | DMAOV2 | DMA1V1 | DMA1V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
| DMA2 <br> Start <br> Vector | DMA2V | $\begin{gathered} 82 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | - | $\bigcirc$ | DMA2 Start Vector |  |  |  |  |  |
|  |  |  |  |  | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
| DMA3 <br> Start <br> Vector | DMA3V | $\begin{gathered} 83 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | $\bigcirc$ | - | DMA3 Start Vector |  |  |  |  |  |
|  |  |  |  |  | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |

(5) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the Transfer Counter Register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

| Name | Symbol | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMA <br> Software <br> Request <br> Register | DMAR | $\left\|\begin{array}{c} 89 \mathrm{H} \\ \text { (no RMW) } \end{array}\right\|$ | ${ }^{-}$ | $\mathrm{S}^{2}$ | ${ }^{2}$ | - | DMAR3 | DMAR2 | DMAR1 | DMAR0 |
|  |  |  |  |  |  |  | R/W | R/W | R/W | R/W |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 1: DMA Software request |  |  |  |
| DMA | DMAB | $\begin{gathered} 8 \mathrm{AH} \\ (\mathrm{no} \mathrm{RMW}) \end{gathered}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | DMAB3 | DMAB2 | DMAB1 | DMAB0 |
| Burst |  |  |  |  |  |  | R/W |  |  |  |
| Register |  |  |  |  |  |  | 0 | 0 | 0 | 0 |

(6) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0008 H and jump to interrupt vector address FFFF08H.

To avoid this, an instruction which clears an interrupt request flag should always be preceded by a DI instruction.

Thus, before a POP SR instruction is executed, changing the value of the Interrupt Mask Register $\triangleleft F F 2$ to IFF0>, a DI instruction should be used to disable interrupts. In addition, please note that the following two circuits are exceptional and demand special attention.

| INT0 to 5 Level Mode | In Level Mode INTO is not an edge-triggered interrupt. Hence, in Level Mode the interrupt request flip-flop for INTO does not function. The peripheral interrupt request passes through the $S$ input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from Edge Mode to Level Mode, the interrupt request flag is cleared automatically. |
| :---: | :---: |
|  | (For example: in case of INTO) <br> If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1 , INT0 must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to Level Mode so as to release a HALT state, INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the HALT state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0 , causing INTO to revert to 0 before the HALT state has been released.) When the mode changes from Level Mode to Edge Mode, interrupt request flags which were set in Level Mode will not be cleared. Interrupt request flags must be cleared using the following sequence. <br> DI <br> LD (IIMC0), 00H; Switches interrupt input mode from Level Mode to Edge Mode. <br> LD (INTCLR), 0AH; Clears interrupt request flag. El |
| INTRX | The interrupt request flip-flop can only be cleared by a Reset or by reading the Serial Channel Receive Buffer. It cannot be cleared by an instruction. |

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INT0 to 5: Instructions which switch to Level Mode after an interrupt request has been generated in Edge Mode.
The pin input changes from High to Low after an interrupt request has been generated in Level Mode. $(H \rightarrow L)$

INTRX: Instructions which read the Receive Buffer

### 3.6 Port Functions

The TMP91C829 features 53 bit settings which relate to the various I/O ports.
As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.6.1 lists the functions of each port pin. Table 3.6.2 lists I/O registers and their specifications.

Table 3.6.1 Port functions ( $\mathrm{R}: \uparrow=$ with programmable pull-up resistor)

| Port Name | Pin Name | Number of Pins | Direction | R | Direction Setting Unit | Pin Name for Internal Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port 1 | P10 to P17 | 8 | I/O | - | Bit | D8 to D15 |
| Port 2 | P20 to P27 | 8 | Output | - | Bit | A16 to A23 |
| Port 5 | $\begin{aligned} & \text { P53 } \\ & \text { P54 } \\ & \text { P55 } \\ & \text { P56 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \hline \end{aligned}$ |  | Bit <br> Bit <br> Bit <br> Bit | $\overline{B U S R Q}$ <br> BUSAK <br> $\overline{\text { WAIT }}$ <br> INTO |
| Port 6 | $\begin{aligned} & \hline \text { P60 } \\ & \text { P61 } \\ & \text { P62 } \\ & \text { P63 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | Output <br> Output <br> Output <br> Output | - | Bit <br> Bit <br> Bit <br> Bit | $\begin{aligned} & \overline{\mathrm{CSO}} \\ & \overline{\mathrm{CS} 1} \\ & \overline{\mathrm{CS} 2} \\ & \overline{\mathrm{CS3}} \\ & \hline \end{aligned}$ |
| Port 7 | $\begin{aligned} & \text { P70 } \\ & \text { P71 } \\ & \text { P72 } \\ & \text { P73 } \\ & \text { P74 } \\ & \text { P75 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | - - - - - - | Bit <br> Bit <br> Bit <br> Bit <br> Bit <br> Bit | TAOIN /INT1 <br> TA1OUT <br> TA3OUT/INT2 <br> TA4IN/INT3 <br> TA5OUT <br> INT4 |
| Port 8 |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ $\uparrow$ | Bit <br> Bit <br> Bit <br> Bit <br> Bit <br> Bit <br> Bit <br> Bit | TXD0 <br> RXD0 <br> SCLK0/ $\overline{\text { CTS0 }}$ <br> $\overline{\text { STS0 }}$ <br> TXD1 <br> RXD1 <br> SCLK1/CTS1 <br> STS1 |
| Port 9 | $\begin{aligned} & \hline \text { P90 } \\ & \text { P93 } \\ & \text { P94 } \\ & \text { P95 } \\ & \text { P96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \\ & \hline \end{aligned}$ | - - - - | Bit <br> Bit <br> Bit <br> Bit <br> Bit | INT5 <br> TBOINO <br> TBOIN1 <br> TB0OUTO <br> TB0OUT1 |
| Port A | PA3 PA0 to 7 | $\begin{aligned} & 1 \\ & 7 \\ & \hline \end{aligned}$ | Input <br> Input | - | (Fixed) <br> (Fixed) | $\overline{\text { ADTRG }}$ AN0 to AN7 |
| Port Z | $\begin{aligned} & \text { PZ2 } \\ & \text { PZ3 } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 / \mathrm{O} \\ & \mathrm{I} / \mathrm{O} \end{aligned}$ | $\uparrow$ | $\begin{aligned} & \text { Bit } \\ & \text { Bit } \end{aligned}$ | $\overline{\text { HWR }}$ |

Table 3.6.2 (a) I/O Registers and Their Specifications
X: Don't care

| Port | Name | Specification | I/O Registers |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pn | PnCR | PnFC |
| Port 1 | P10 to P17 | Input port | $\times$ | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | D8 to D15 bus | $\times$ | 1 | 1 |
| Port 2 | P20 to P27 | Output port | $\times$ | 1 | 0 |
|  |  | A16 to A23 output | $\times$ | 1 | 1 |
| Port Z | PZ2 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | FWR output | $\times$ | 1 | 1 |
|  | PZ3 | Input port (without PU) | 0 | 0 | None |
|  |  | Input port (with PU) | 1 | 0 |  |
|  |  | Output port | $\times$ | 1 |  |
| Port 5 | P53 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | $\overline{\text { BUSRQ }}$ Input (without PU ) | 0 | 0 | 1 |
|  |  | $\overline{\text { BUSRQ }}$ Input (with PU) | 1 | 0 | 1 |
|  | P54 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | BUSAK output | $\times$ | 1 | 1 |
|  | P55 | Input port / WAIT input (without PU ) | 0 | 0 | None |
|  |  | Input port / WAIT input (with PU) | 1 | 0 |  |
|  |  | Output port | $\times$ | 1 |  |
|  | P56 | Input port / INT0 input (without PU) | 0 | 0 | 1 |
|  |  | Input port / INT0 input (with PU) | 1 | 0 | 1 |
|  |  | Output port | $\times$ | 1 | 0 |
| Port 6 | P60 to P63 | Output port | $\times$ | None | 0 |
|  | P60 | CSo output | $\times$ |  | 1 |
|  | P61 | CS1 output | $\times$ |  | 1 |
|  | P62 | CS2 output | $\times$ |  | 1 |
|  | P63 | CS3 output | $\times$ |  | 1 |
| Port 7 | P70 to P75 | Input port | $\times$ | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  | P70 | TAOIN input | $\times$ | 0 | None |
|  |  | INT1 input | $\times$ | 0 | 1 |
|  | P71 | TA1OUT output | $\times$ | 1 | 1 |
|  | P72 | TA3OUT output | $\times$ | 1 | 1 |
|  |  | INT2 input | $\times$ | 0 | 1 |
|  | P73 | TA4IN input | $\times$ | 0 | None |
|  |  | INT3 input | $\times$ | 0 | 1 |
|  | P74 | TA5OUT output | $\times$ | 1 | 1 |
|  | P75 | INT4 input | $\times$ | 0 | 1 |

Table 3.6.2 (b) I/O Registers and Their Specifications X: Don't care

| Port | Name | Specification | I/O Registers |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pn | PnCR | PnFC |
| Port 8 | P80 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | TXD0 output | $\times$ | 1 | 1 |
|  | P81 | Input port /RXDO input (without PU) | 0 | 0 | None |
|  |  | Input port /RXD0 input (with PU) | 1 | 0 |  |
|  |  | Output port | $\times$ | 1 |  |
|  | P82 | Input port /SCLK0/CTSO input (without PU) | 0 | 0 | 0 |
|  |  | Input port /SCLK0/CTSO input (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | SCLK0 output | $\times$ | 1 | 1 |
|  | P83 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | STS0 output | $\times$ | 1 | 1 |
|  | P84 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | TXD1 output | $\times$ | 1 | 1 |
|  | P85 | Input port /RXD1 input (without PU) | 0 | 0 | None |
|  |  | Input port /RXD1 input (with PU) | 1 | 0 |  |
|  |  | Output port | $\times$ | 1 |  |
|  | P86 | Input port /SCLK1/CTS1 input (without PU) | 0 | 0 | 0 |
|  |  | Input port /SCLK1/CTS1 input (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | SCLK1 output | $\times$ | 1 | 1 |
|  | P87 | Input port (without PU) | 0 | 0 | 0 |
|  |  | Input port (with PU) | 1 | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | STS1 output | $\times$ | 1 | 1 |
| Port 9 | P90 | Input port | $\times$ | 0 | 0 |
|  |  | Output port | $\times$ | 1 | 0 |
|  |  | INT5 input | $\times$ | 0 | 1 |
|  | P93 to P96 | Input port | $\times$ | 0 | None |
|  |  | Output port | $\times$ | 1 |  |
|  | P93 | TBOINO input | $\times$ | 0 |  |
|  | P94 | TBOIN1 input | $\times$ | 0 |  |
|  | P95 | TBOOUTO output | $\times$ | 1 | 1 |
|  | P96 | TB0OUT1 output | $\times$ | 1 | 1 |
| Port A | PA3 | Input port | $\times$ | None |  |
|  |  | $\overline{\text { ADTRG }}$ input | $\times$ |  |  |  |
|  | PA0 to PA7 | Input port | $\times$ |  |  |  |
|  |  | ANO to AN7 | $\times$ |  |  |  |

Note 1: When PA1 to PA4 are used as AD converter input channels, a 3-bit field in the AD Mode Control Register ADMOD1<ADCH2 to ADCH0> is used to select the channel.

Note 2: When PAO is used as the $\overline{\text { ADTRG }}$ input, ADMOD1<ADTRGE> is used to enable external trigger input.

After a Reset the port pins listed below function as general-purpose I/O port pins.
A Reset sets I/O pins which can be programmed for either input or output to be input port pins.
Setting the port pins for internal function use must be done in software.
Note about bus release and programmable pull-up I/O port pins
When the bus is released (i.e. when $\overline{B U S A K}=0$ ), the output buffers for D0 to D15, A0 to A23, and the control signals ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{HWR}}$ and $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$ ) are off and are set to High-I mpedance.
However, the output of built-in programmable pull-up resistors are kept before the bus is released. These programmable pull-up resistors can be selected ON/OFF by programmable when they are used as the input ports.
When they are used as output ports, they cannot be turned ON/OFF in software.
Table 3.6.3 shows the pin states after the bus has been released.

Table 3.6.3 Pin states (after bus release)

| Pin Names | Pin State (after bus release) |  |
| :---: | :---: | :---: |
|  | Used as port | Used for function |
| P10 to P17 <br> (D8 to D15) | Unchanged (i.e. not set to High-Impedance (Hi-Z)) | High-Impedance (Hi-Z) |
| $\begin{aligned} & \text { P20 to P27 } \\ & \text { (A16 to 23) } \\ & \hline \end{aligned}$ | Unchanged (i.e. not set to High-Impedance (Hi-Z)) | First all bits are set High, then they are set to High-Impedance (Hi-Z). |
| $\begin{aligned} & \overline{\mathrm{RD}} \\ & \overline{\mathrm{WR}} \\ & \hline \end{aligned}$ | $\uparrow$ | $\uparrow$ |
| PZ2 ( $\overline{\text { HWR }}$ ) | $\uparrow$ | The output buffer is set to OFF. <br> The programmable pull-up resistor is set to ON irrespective of the output latch. |
| $\begin{aligned} & \hline \text { P60 ( } \overline{\mathrm{CSO}}) \\ & \text { P61 ( } \overline{\mathrm{CS} 1)} \\ & \text { P62 ( } \overline{\mathrm{CS} 2)} \\ & \text { P63 ( } \overline{\mathrm{CS} 3}) \\ & \hline \end{aligned}$ | $\uparrow$ | $\uparrow$ |

Figure 3.6.1 shows an example external interface circuit when the bus release function is used.

When the bus is released, neither the internal memory nor the internal I/O can be accessed. However, the internal I/O continues to operate. As a result, the watchdog timer also continues to run. Therefore, the bus release time must be taken into account and care must be taken when setting the detection time for the WDT.


Figure 3.6.1 Interface circuit example (using bus release function)

The above circuit is necessary to set the signal level when the bus is rel eased.
A reset sets ( $\overline{\mathrm{RD}}$ ) and ( $\overline{\mathrm{WR}}$ ), P60 ( $\overline{\mathrm{CS0}}$ ), P61 ( $\overline{\mathrm{CS1}}$ ), P62 ( $\overline{\mathrm{CS} 2}$ ), P63 ( $\overline{\mathrm{CS3}}$ ) to output, and PZ2 ( $\overline{H W R}$ ) and P54 ( $\overline{B U S A K}$ ) to input with pull-up resistor.

### 3.6.1 Port 1 (P10 to P17)

Port 1 is an 8 -bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR. Resetting, the control register P1CR to 0 and sets Port 1 to input mode.

In addition to functioning as a general-purpose I/O port, Port 1 can also function as an address data bus (D8 to 15).

In case of $A M 1=0$, and $A M=1$ (outside 16-bit data bus), port 1 always functions as the data bus (D8 to D15) irrespective of the setting in P1CR control register.


Figure 3.6.2 Port 1

| $\begin{aligned} & \text { P1 } \\ & (0001 \mathrm{H}) \end{aligned}$ | Port 1 Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | Input mode (Output latch register is cleared to 0.) |  |  |  |  |  |  |  |



Figure 3.6.3 Register for Port 1

### 3.6.2 Port 2 (P20 to P27)

Port 2 is an 8 -bit output port. In addition to functioning as a output port, Port 2 can also function as an address bus (A16 to A23).

Each bit can be set individually for address bus using the function register P2FC. Resetting sets all bits of the function register P2FC to 1 and sets Port 2 to address bus.


Figure 3.6.4 Port 2

| $\begin{aligned} & \text { P2 } \\ & (0006 H) \end{aligned}$ | Port 2 Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | Output latch register is set to 1 |  |  |  |  |  |  |  |


| $\begin{aligned} & \text { P2FC } \\ & (0009 H) \end{aligned}$ | Port 2 Function Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\square^{\text {a }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P27F | P26F | P25F | P24F | P23F | P22F | P21F | P20F |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | 0: Port 1: Address bus (A23 to A16) |  |  |  |  |  |  |  |

Note: Read-modify-write is prohibited for P2FC.

Figure 3.6.5 Register for Port 2

### 3.6.3 Port 5 (P53 to P56)

Port 5 is an 4-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to 1, the control register P5CR and the function register P5FC to 0 and sets P52 to P56 to input mode with pull-up register.
In addition to functioning as a general-purpose I/O port, Port 5 also functions as I/O for the CPU's control / status signal.


Figure 3.6.6 Port 53


Figure 3.6.7 Port 54


Figure 3.6.8 Port 55


Figure 3.6.9 Port 56




Note1: Read-modify-write is prohibited for register P5CR, P5FC.
Note2: When port5 is used in the input mode, P5 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the States of the input pin.

Note3: When P55 pin is used as a WAIT pin , set P5CR<P55C> to 0 and Chip Select/WAIT control register [BnW2:0](BnW2:0) to 010.

Figure 3.6.10 Register for Port 5

### 3.6.4 Port 6 (P60 to P63)

Port 6 is a 4-bit output port. When reset, the P62 latch is cleared to 0 while the P60-P63 output latches are set to 1 .

In addition to functioning as an output port, this port can output standard chip select signals ( $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$ ). These settings are made by using the P6FC register. When reset, the P6FC register has all of its bits cleared to 0 , so that the port is set for output mode.


Figure 3.6.11 Port 60, 61, 63


Figure 3.6.12 Port 62

| Port 6 Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P6 (0012H) | $\mathrm{S}^{\text {P }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol |  | - |  | - | P63 | P62 | P61 | P60 |
|  | Read/Write |  |  |  |  | R/W |  |  |  |
|  | After Reset |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | 1 | 0 | 1 | 1 |



Figure 3.6.13 Register for Port 6

### 3.6.5 Port 7 (P70 to P75)

Port 7 is a 6-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port 7 to be an input port. In addition to functioning as a general-purpose I/O port, the individual port pins can also have the following functions: port pins 70 and 73 can function as the inputs TAOIN and TA4IN to the 8 -bit timer, and port pins 71,72 and 74 can function as the 8 -bit timer outputs TA1OUT, TA3OUT and TA5OUT. For each of the output pins, timer output can be enabled by writing a 1 to the corresponding bit in the Port 7 Function Register (P7FC).

Resetting resets all bits of the registers P7CR and P7FC to 0 , and sets all bits to be input port pins.


Figure 3.6.14 Port 70,73,75


Figure 3.6.15 Port 71, 74


Figure 3.6.16 Port 72

| Port 7 Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P7 } \\ & (0013 \mathrm{H}) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol |  |  | P75 | P74 | P73 | P72 | P71 | P70 |
|  | Read/Write |  |  | R/W |  |  |  |  |  |
|  | After Reset |  |  | Input mode |  |  |  |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 |

Port 7 Control Register

| P7CR (0016H) | - | 7 | 6 | 5 | 4 | 3 |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol |  |  | P75C | P74C | P73C |  | P72C | P71C | P70C |
|  | Read/Write |  |  |  |  |  |  |  |  |  |
|  | After Reset |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 |
|  |  |  |  | 0: IN 1: OUT |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | $\rightarrow$ Port $71 / \mathrm{O}$ setting |  |  |  |  |
|  |  |  |  |  |  |  | 0 | Input |  |  |
|  |  |  |  |  |  |  | 1 | Output |  |  |

Port 6 Function Register


Figure 3.6.17 Port 7 registers

### 3.6.6 Port 8 (P80 to P87)

- Port pins 80 to 87

Port pins 80 to 87 constitute a 8 -bit general-purpose $1 / O$ port. Each bit can be set individually for input or output. Resetting sets P80 to P87 to be an input port. It also sets all bits of the output latch register to 1 .

In addition to functioning as general-purpose I/O port pins, P80 to P87 can also function as the I/O for serial channels 0.These function can be enabled for I/O by writing a 1 to the corresponding bit of the Port 8 Function Register (P8FC).

Resetting resets all bits of the registers P8CR and P8FC to 0 and sets all bits to be input port pins.(with pull-up resistors).
(1) Port pin 80 (TXD0), 84 (TXD1)

As well as functioning as I/O port pins, port pin 80, 84 can also function as serial channel TXD output pins.

These port pins feature a programmable open-drain function.


Figure 3.6.18 Port pins 80, 84
(2) Port pin 81 (RXD0), 85 (RXD1)

Port pin 81,85 are $/ / O$ port pins and can also be used as RXD input pin for the serial channels.


Figure 3.6.19 Port pins 81, 85
(3) Port pins 82 ( $\overline{\mathrm{CTSO}} / \mathrm{SCLK} 0), 86$ ( $\overline{\mathrm{CTS1}} / \mathrm{SCLK} 1$ )

Port pins 82,86 are I/O port pins and can also be used as the $\overline{C T S}$ input pins or SCLK I/O pins for the serial channels.


Figure 3.6.20 Ports 82, 86
(4) Port pin 83 (/STS0), 87 (/STS1)

Port pin 83,87 are I/O port pins and can also be used as $\overline{\text { STS }}$ output pin for the received data request signal.


Figure 3.6.21 Port pin 84, 87

| $\begin{aligned} & \text { P8 } \\ & (0018 \mathrm{H}) \end{aligned}$ | Port 8 Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | Input Mode (with pull-up resistor) |  |  |  |  |  |  |  |
|  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Port 8 Control Register

|  | - | 7 | 6 | 5 | 4 | 3 |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P8CR | Bit symbol | P87C | P86C | P85C | P84C | P83C |  | P82C | P81C | P80C |
| $(001 \mathrm{AH})$ | Read/Write | W |  |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |
|  |  | 0: IN 1: OUT |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | $\longrightarrow$ Port 8 I/O setting |  |
|  |  |  |  |  |  | 0 |  | Input |  |  |
|  |  |  |  |  |  |  | 1 | Output |  |  |



Figure 3.6.22 Port 8 register

### 3.6.7 Port 9 (P90, P93 to P96)

Port 9 is an 8 -bit general-purpose I/O port. Each bit can be set individually for input or output, Resetting sets port9 to be an input port,It also sets all bits in the output latch register P9 to 1.In addtion to functioning as a general-purpose I/O port, the various pins of Port 9 can also function as the clock input for the 16 -bit timer flipflop putput,on as input INT5.These functions cn be enabled by writing a 1 to the corresponding bits in the Port 9 function registers(P9FC).
(1) P90


Figure 3.6.23 Port 90


Figure 3.6.24 Port pins P93 to P96

| $\begin{aligned} & \text { P9 } \\ & (0019 \mathrm{H}) \end{aligned}$ | Port 9 Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol |  | P96 | P95 | P94 | P93 |  |  | P90 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | Input Mode |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 |  |  | 1 |



Port 9 Function Register


Figure 3.6.25 Port 9 registers

### 3.6.8 Port A (PA0 to PA7)

Port A is an 8-bit input port and can also be used as the analog input pins for the internal AD converter.


Figure 3.6.26 Port A

| PortA Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PA <br> (0019H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Input Mode |  |  |  |  |  |  |  |

Note: The input channel selection of AD Converter and the permission of ADTRG input are set by AD Converter mode register ADMOD1.

Figure 3.6.27 Port A Register
3.6.9 Port Z (PZ2, PZ3)

Port $Z$ is a 4-bit general-purpose I/O port. I/O is set using control register PZCR and PZFC. Resetting resets all bits of the output latch PZ to 1, the control register PZCR and the function register PZFC to 0 and sets PZ2 and PZ3 to input mode with pull-up register.

In addition to functioning as a general-purpose I/O port. Port Z also functions as I/O for the CPU's control /status signal.


Figure 3.6.28 Port Z2


Figure 3.6.29 Port Z3


Figure 3.6.30 Port Z registers

### 3.7 Chip Select/Wait Controller

On theTMP91C829, four user-specifiable address areas (CS0 to CS3) can be set. The data bus width and the number of waits can be set independently for each address area (CS0 to CS3 plus any other).

The pins $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$ (which can also function as port pins P 60 to P 63 ) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS}}$ pin outputs the Chip Select signal for the specified address area (in ROM or SRAM). However, in order for the Chip Select signal to be output, the Port 6 F unction Register P6FC must be set. External connection of ROM and SRAM is supported.

The areas CS0 to CS3 are defined by the values in the Memory Start Address Registers MSAR0 to MSAR3 and the Memory Address Mask Registers MAMR0 to MAMR3.

The Chip Select/Wait Control Registers B0CS to B3CS and BEXCS should be used to specify the Master Enable/Disable status the data bus width and the number of waits for each address area.

The input pin which controls these states is the Bus Wait Request pin ( WAIT ).

### 3.7.1 Specifying an Address Area

The address areas CS0 to CS3 are specified using the Memory Start Address Registers (MSAR0 to MSAR3) and the Memory Address Mask Registers (MAMR0 to MAMR3).

During each bus cycle, a compare operation is performed to determine whether or not the address specified on the bus corresponds to a location in one of the areas CS0 to CS3. If the result of the comparison is a match, it indicates that the corresponding CS area is to be accessed. If so, the corresponding $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$ pin outputs the Chip Select signal and the bus cycle proceeds according to the settings in the corresponding B0CS to B3CS chip select/wait control register. (See 3.7.2, Chip Select/Wait Control Registers.)

## (1) Memory Start Address Registers

Figure 3.7.1 shows the Memory Start Address Registers. The Memory Start Address Registers MSAR0 to MSAR3 determine the start addresses for the memory areas CS0 to CS3 respectively. The eight most significant bits (A23 to A16) of the start address should be set in $\langle 23$ to $\mathrm{S16}>$. The 16 least significant bits of the start address (A15 to A0) are fixed to 0 . Thus the start address can only be set to lie on a $64-K$ byte boundary, starting from 000000 H . Figure 3.7 .2 shows the relationship between the value set in the start address register and the start address.

Memory Start Address Registers (for areas CS0 to CS3)

|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSAR0 (00C8H) / MSAR1 (00CAH) | Bit symbol | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
| MSAR2 (00CCH)/ MSAR3 (00CEH) | After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Determines A23 to A16 of start address. |  |  |  |  |  |  |  |

Figure 3.7.1 Memory Start Address Register


Figure 3.7.2 Relationship Between Start Address and start Address Register Value
(2) Memory Address Mask Registers

Figure 3.7.3 shows the Memory Address Mask Registers. The size of each of the areas CS0 to CS3 can be set by specifying a mask in the corresponding memory address mask register (MAMRO to MAMR3). Each bit in a memory address mask register (MAMR0 to MAMR3) which is set to 1 masks the corresponding bit of the start address which has been set in the corresponding memory start address register (MSAR0 to MSAR3). The compare operation used to determine whether or not a bus address is in one of the areas CS0 to CS3 only compares address bits for which a 0 has been set in the corresponding bit position in the corresponding memory address mask register.

Also, the address bits which each memory address mask register can mask vary from register to register; hence, the possible size settings for the areas CS0 to CS3 differ accordingly.

Memory address mask register (for CS0 area)


Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes.

| Memory address mask register (CS1) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAMR1 <br> (00CBH) | $>^{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | V21 | V20 | V19 | V18 | V17 | V16 | V15 to 9 | V8 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Sets size of CSO area 0: used for address compare |  |  |  |  |  |  |  |

Range of possible settings for CS1 area size: 256 bytes to 4 M bytes.

| Memory address mask register (CS2, CS3) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAMR2 (00CDH) MAMR3 (00CFH) | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Sets size of CS2 or CS3 area 0: used for address compare |  |  |  |  |  |  |  |

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.7.3 Memory Address mask Registers
(3) Setting Memory Start Addresses and Address Areas

Figure 3.7.4 shows an exa to ple in which CS0 is specified to be a $64-\mathrm{K}$ byte address area starting at 010000 H .

First, MSARO<S23 to S16>, the eight most significant bits of the start address register and which correspond to the memory start address, are set to 01 H . Next, based on the desired CSO area size, the difference between the start address and the end address (01FFFFH) is calculated. Bits 20 to 8 of this result constitute the mask value for the desired CS0 area size. Setting this value in MAMRO<V20 to V8> (bits 20 to 8 of the memory address mask register) sets the desired area size for CS0. In this example 07H is set in MAMR0, specifying an area size of 64 K bytes.


Figure 3.7.4 Example showing how to set the CSO area

A Reset sets MSARO to MSAR3 and MAMRO to MAMR3 to FFH. In addition, $\mathrm{B} 0 \mathrm{CS}<\mathrm{B} 0 \mathrm{E} \gg \mathrm{B} 1 \mathrm{CS}<\mathrm{B} 1 \mathrm{E}>$ and $\mathrm{B} 3 \mathrm{CS}<\mathrm{B} 3 \mathrm{E}>$ are reset to 0 , disabling the CS0, CS1 and CS3 areas. However, since a Reset resets B2CS $\angle B 2 M>$ to 0 and sets B2CS $<B 2 E>$ to 1 , CS2 is enabled with the address range 001800H to 001F 7FFH, 020000H to FFFFFFH. When addresses outside the areas specified as CS0 to CS3 are accessed, the bus width and number of waits specified in BEXCS are used. (See 3.6.2, Chip Select/Wait Control Registers.)
(4) Address Area Size Specification

Table 3.7.1 shows the valid area sizes for each CS area and indicates which method can be used to make the size setting. A $\Delta$ indicates that it is not possible to set the area size in question using the memory start address register and memory address mask register. If an area size for a CS area marked $\Delta$ in the table is to be set, the start address must either be set to 000000 H or to a value that is greater than 000000 H by an integer multiple of the desired area size.

If the CS2 area is set to 16 Mbytes or if two or more areas overlap, the lowest-numbered CS area has highest priority (e.g. CSO has a higher priority than any other area).

Example: To set the area size for CS0 to 128 K bytes:
(1) Valid start addresses


Table 3.7.1 Valid area sizes for each CS area

| CS area (bytes) | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | 1 M | 2 M | 4 M | 8 M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CS0 | O | O | O | O | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ |  |  |
| CS1 | O | O |  | O | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ |  |
| CS2 |  |  | O | O | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ |
| CS3 |  |  | O | O | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ | $\Delta$ |

### 3.7.2 Chip Select/Wait Control Registers

Figure 3.7.5 lists the Chip Select/Wait Control Registers.
The Master Enable/Disable, Chip Select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 plus any other) are set in the respective Chip Select/Wait Control Registers, BOCS to B3CS or BEXCS.


Figure 3.7.5 Chip Select/Wait Control Registers
(1) Master Enable bits

Bit $7(\angle B 0 E><B 1 E><B 2 E>$ or $\langle B 3 E>)$ of a chip select/wait control register is the master bit which is used to enable or disable settings for the corresponding address area. Writing 1 to this bit enables the settings. A Reset disables $\angle \mathrm{B} 0 \mathrm{E}>,<\mathrm{B} 1 \mathrm{E}>$ and $<B 3 E>$ (i.e sets them to 0) and enables $<$ B2E $>$ (i.e. sets it to 1 ). Hence after a Reset only the CS2 area is enabled.
(2) Data bus width selection

Bit 3 ( $\langle B 0 B U S\rangle,<B 1 B U S\rangle,\langle B 2 B U S\rangle,\langle B 3 B U S\rangle$ or $\langle B E X B U S\rangle$ ) of a chip select/wait control register specifies the width of the data bus. This bit should be set to 0 when memory is to be accessed using a 16-bit data bus, and to 1 when an 8 -bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as dynamic bus sizing. For details of this bus operation see Figure 3.7.2.

Table 3.7.2 Dynamic bus sizing

| Operand Data Bus Width | Operand Start Address | Memory Data Bus Width | CPU Address | CPU Data |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D15 to D8 | D7 to D0 |
| 8 bits | $\begin{gathered} 2 n+0 \\ \text { (Even number) } \\ \hline \end{gathered}$ | 8 bits | $2 \mathrm{n}+0$ | XXXXX | b7 to b0 |
|  |  | 16 bits | $2 \mathrm{n}+0$ | xxxxx | b7 to b0 |
|  | $2 n+1$ <br> (Odd number) | 8 bits | $2 \mathrm{n}+1$ | xxxxx | b7 to b0 |
|  |  | 16 bits | $2 n+1$ | b7 to b0 | xxxXx |
| 16 bits | $2 n+0$ <br> (Even number) | 8 bits | $\begin{aligned} & 2 n+0 \\ & 2 n+1 \\ & \hline \end{aligned}$ | xxxxx <br> xxxxx | $\begin{array}{r} \text { b7 to b0 } \\ \text { b15 to b8 } \\ \hline \end{array}$ |
|  |  | 16 bits | $2 \mathrm{n}+0$ | b15 to b8 | b7 to b0 |
|  | $2 n+1$ <br> (Odd number) | 8 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & \hline \end{aligned}$ | xxxxx <br> xxxxx | $\begin{array}{r} \text { b7 to b0 } \\ \text { b15 to b8 } \\ \hline \end{array}$ |
|  |  | 16 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & \hline \end{aligned}$ | b7 to b0 xxxxx | $\begin{array}{r} \text { xxxx } \\ \text { b15 to b8 } \\ \hline \end{array}$ |
| 32 bits | $2 n+0$ <br> (Even number) | 8 bits | $\begin{aligned} & 2 n+0 \\ & 2 n+1 \\ & 2 n+2 \\ & 2 n+3 \end{aligned}$ | $\begin{aligned} & \text { xxxxx } \\ & \text { xxxxx } \\ & \text { xxxxx } \\ & \text { xxxxx } \\ & \hline \end{aligned}$ | b7 to b0 b15 to b8 b23 to b16 b31 to b24 |
|  |  | 16 bits | $\begin{aligned} & 2 n+0 \\ & 2 n+2 \end{aligned}$ | b15 to b8 b31 to b24 | $\begin{array}{r} \text { b7 to b0 } \\ \text { b23 to b16 } \\ \hline \end{array}$ |
|  | $2 n+1$ <br> (Odd number) | 8 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & 2 n+3 \\ & 2 n+4 \\ & \hline \end{aligned}$ | xxxxx <br> XXXXX <br> xxxxx <br> XXXXX | b7 to b0 b15 to b8 b23 to b16 b31 to b24 |
|  |  | 16 bits | $\begin{aligned} & 2 n+1 \\ & 2 n+2 \\ & 2 n+4 \end{aligned}$ | b7 to b0 b23 to b16 xxxxx | $\begin{array}{r} \text { xxxxx } \\ \text { b15 to b8 } \\ \text { b31 to b24 } \end{array}$ |

Input data in bit positions marked xxxxx is ignored during a read. During a write, the bus lines corresponding to these bit positions go High-I mpedance and the Write Strobe signal for the bus remains Inactive.
(3) Wait control

Bits 0 to 2 ( $\angle B O W 0$ to BOW2>, $\angle B 1 W 0$ to B1W2>, $\angle B 2 W 0$ to B2W2>, $\angle B 3 W 0$ to B3W2 $>$ or $\langle$ BEXW0 to $B E X W 2>$ ) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

Table 3.7.3 Wait operation settings

| $<\mathrm{BxW} 2$ to $\mathrm{BxW0}>$ | No. of Waits | Wait Operation |
| :---: | :---: | :--- |
| 000 | 2WAIT | Inserts a wait of two states, irrespective of the $\overline{\text { WAIT pin state. }}$ |
| 001 | 1WAIT | Inserts a wait of one state, irrespective of the $\overline{\text { WAIT pin state. }}$ |
| 010 | 1 WAIT + N | Inserts one wait state, then continuously samples the state of the <br> WAIT pin. While the $\overline{\text { WAIT pin remains Low, the wait continues; the }}$ <br> bus cycle is prolonged until the pin goes High. |
| 011 | 0WAIT | Ends the bus cycle without a wait, regardless of the WAIT pin state. |
| 1 Rx | Reserved | Do not set. |

A Reset sets these bits to 000 (2 waits).
(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations which are not in one of the four user-specified address areas (CS0 to CS3) are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.
(5) Selecting 16-M byte area/specified address area

Setting B2CS $<B 2 M>$ (bit 6 of the chip select/wait control register for CS2) to 0 designates the $16-\mathrm{Mbyte}$ area 001800 H to 001F7FFH, 020000H to FFFFFFH as the CS2 area. Setting B2CS $<$ B2M > to 1 designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (i.e. if $B 2 C S<B 2 M>=1, C S 2$ is specified in the same manner as CS0, CS1 and CS3 are).

A Reset clears this bit to 0 , specifying CS2 as a $16-\mathrm{M}$ byte address area.
(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:
(1) Set the Memory Start Address Registers MSAR0 to MSAR3.

Set the start addresses for CS0 to CS3.
(2) Set the Memory Address Mask Registers MAMR0 to MAMR3.

Set the sizes of CS0 to CS3.
(3) Set the chip select/wait control registers B0CS to B3CS.

Set the Chip Select output waveform, data bus width, number of waits and Master Enable/Disable status for $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$.

The CS0 to CS3 pins can also function as pins P60 to P63. To output a Chip Select signal using one of these pins, set the corresponding bit in the Port 6 Function Register P6FC to 1.

If a CS0 to CS3 address is specified which is actually an internal I/O, RAM or ROM area address, the CPU accesses the internal address area and no Chip Select signal is output on any of the $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$ pins.

## Setting example:

In this example CS0 is set to be the 64-K byte area 010000 H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0 .

```
MSAR0 = 01H .......... Start address: 010000H
    MAMR0 = 07H ......... Address area: 64 K bytes
    B0CS = 83H .............. ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings
        enabled
```


### 3.7.3 Connecting external memory

Figure 3.7.6 shows an example of how to connect external memory to the TMP91C829.
In this example the ROM is connected using a 16 -bit bus. The RAM and I/O are connected using an 8 -bit bus.


Figure 3.7.6 Example of external memory connection
(ROM uses 16 -bit bus; RAM and I/O use 8 -bit bus.)
A Reset clears all bits of the Port 4 Control Register P6CR and the Port 6 Function Register P6FC to 0 and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to 1 .

### 3.8 8-bit Timers (TMRA)

The TMP91C829 features six built-in 8-bit timers.
These timers are paired into three modules: TMRA01, TMRA23 and TMRA45. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-Bit Interval Timer Mode
- 16-Bit Interval Timer M ode
- 8-Bit Programmable Square Wave Pulse Generation Output Mode (PPG - variable duty cycle with variable period)
- 8-Bit Pulse Width Modulation Output Mode (PWM - variable duty cycle with constant period)

Figure 3.8.1 to 3.8.3 show block diagrams for TMRA01, TMRA23 and TMRA45.
Each channel consists of an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five control SFRs (special-function registers).

Each of the four modules (TMRA01, TMRA23 and TMRA45) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

Table 3.8.1 Registers and pins for each module

|  | Module | TMRA01 | TMRA23 | TMRA45 |
| :---: | :--- | :---: | :---: | :---: |
| External <br> pin | Input pin for external <br> clock | TAOIN <br> (shared with P70) | No | TA4IN <br> (shared with P73) |
|  | Output pin for timer <br> flip-flop | TA1OUT <br> (shared with P71) | TA3OUT <br> (shared with P72) | TA5OUT <br> (shared with P74) |
|  | Timer run register | TA01RUN (0100H) | TA23RUN (0108H) | TA45RUN (0110H) |
|  | Timer register | TA0REG (0102H) <br> TA1REG (0103H) | TA2REG (010AH) <br> TA3REG (010BH) | TA4REG (0112H) <br> TA5REG (0113H) |
|  | Timer flip-flop control <br> Tegister | TA01MOD (0104H) | TA23MOD (010CH) | TA45MOD (0114H) |



### 3.8.2 Operation of each circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.
The clock $\phi$ T0 is divided by 4 and input to this prescaler. $\phi$ T0 can be either $\mathrm{f}_{\mathrm{FPH}}$ or fc 16 and is selected using the Prescaler Clock Selection Register SYSCR $0<$ PRCK 1, PRCK $0>$.
The prescaler's operation can be controlled using TAO1RUN <TAOPRUN > in the timer control register. Setting <TAOPRUN> to 1 starts the count; setting <TAOPRUN> to 0 dears the prescaler to zero and stops operation. Table 3.8 .2 shows the various prescaler output clock resolutions.

Table 3.8.2 Prescaler output clock resolution
$@ f \mathrm{fc}=36 \mathrm{MHz}$

| Prescaler Clock Selection <PRCK1,PRC K0> | Gear Value <GEAR2 to GEAR0> | Prescaler Output Clock Resolution |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\phi$ T1 | $\phi$ T4 | фT16 | фТ256 |
| ( $\mathrm{f}_{\mathrm{FPH}}$ ) | 000 (fc) | $\mathrm{fc} / 2^{3}(0.22 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{5}(0.9 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{11}(57 \mu \mathrm{~s})$ |
|  | 001 (fc/2) | $\mathrm{fc} / 2^{4}(0.4 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{6}(1.8 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{8}(7.1 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{12}(114 \mu \mathrm{~s})$ |
|  | 010 (fc/4) | $\mathrm{fc} / 2^{5}(0.9 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{9}(14 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{13}(228 \mu \mathrm{~s})$ |
|  | 011 (fc/8) | $\mathrm{fc} / 2^{6}(1.8 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{8}(7.1 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{10}(28 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{14}(455 \mu \mathrm{~s})$ |
|  | 100 (fc/16) | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{9}(14 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{11}(57 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{15}(910 \mu \mathrm{~s})$ |
| $\begin{gathered} 10 \\ \text { (fc/16 clock) } \end{gathered}$ | XXX | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{9}(14 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{11}(57 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{15}(910 \mu \mathrm{~s})$ |

xxx: Don't care
(2) Up-counters (UCO and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.
The input clock for UCO is selectable and can be either the external clock input via the TAOIN pin or one of the three internal clocks $\phi$ T1, $\phi$ T 4 or $\phi$ T16. The clock setting is specified by the value set in TA01MOD $<$ TA01CLK1,TA01CLK $0>$.
The input clock for UC1 depends on the operation mode. In 16-Bit Timer Mode, the overflow output from UCO is used as the input clock. In any mode other than 16-Bit Timer Mode, the input clock is selectable and can either be one of the internal clocks $\phi$ T1, $\phi$ T16 or $\phi$ T256, or the comparator output (the match detection signal) from TMRAO.

For each interval timer the timer operation control register bits TA01RUN $<T A O R U N>$ and TA01RUN $<T A 1 R U N>$ can be used to stop and clear the up-counters and to control their count. A Reset clears both up-counters, stopping the timers.
(3) Timer registers (TA0RE G and TA1REG)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TAOREG or TA1REG matches the value in the corresponding up-counter, the Comparator Match Detect signal goes Active. If the value set in the timer register is 00 H , the signal goes Active when the up-counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN $<$ TAORDE $>$ determines whether TAOREG's double buffer structure is enabled or disabled. It is disabled if $<$ TAORDE $>=0$ and enabled if $<T A O R D E>=1$.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a $2^{n}$ - loverflow occurs in PWM Mode, or at the start of the PPG cycle in PPG M ode. Hence the double buffer cannot be used in Timer Mode.

A Reset initializes <TAORDE > to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set $<$ TAORDE $>$ to 1 , and write the following data to the register buffer. Figure 3.8.4 shows the configuration of TAOREG.


Figure 3.8.4 Configuration of TAOREG
Note: The same memory address is allocated to the timer register and the register buffer. When <TAORDE> $=0$, the same value is written to the register buffer and the timer register; when $<$ TA0RDE $>=1$, only the register buffer is written to.

The address of each timer register is as follows.
TA0REG: 000102H TA1REG: 000103H
TA2REG: 00010AH TA3REG: 00010BH
TA4REG: 000112H TA5REG: 000113H
All these registers are write-only and cannot be read.
(4) Comparator (CP0)

The comparator compares the value in an up-counter with the value set in a timer register. If they match, the up-counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.
(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TAFF1IE> in the Timer Flip-Flop Control Register.

A Reset clears the value of TA1FF to 0 . Writing 01 or 10 to TA1FFCR<TAFF1C1, TAFF1C0> sets TA1FF to 0 or 1 . Writing 00 to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as P71). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the Port 7 Function Register P7F C.

### 3.8.3 SFRs



Note: The values of bits 4 to 6 of TA01RUN are undefined when read.


I2TA23: Operation in IDLE2 Mode
TA23PRUN: Run prescaler
TA3RUN: Run Timer 3
TA2RUN: Run Timer 2
Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.8.5 Register for TMRA

TMRA45 Run Register


Note: The values of bits 4 to 6 of TA45RUN are undefined when read.

Figure 3.8.6 TMRA registers

TMRA01 Mode Register
TMRA1 source clock selection

|  | TA01MOD <br> <TA01M1 to TA01M0 $>\neq 01$ | TA01MOD <br> <TA01M1 to TA01M 0> $=01$ |
| :--- | :--- | :--- |
| 00 | Comparator output from <br> TMRA0 | Overflow output from <br> TMRA0 |
| 01 | $\phi$ T1 |  |
| 10 | $\phi$ T16 | (16-Bit Timer Mode) |
| 11 | $\phi$ T 256 |  |

$\rightarrow$ PWM cycle selection

| 00 | reserved |
| :--- | :--- |
| 01 | $\left(2^{6}-1\right) \times$ clock source |
| 10 | $\left(2^{7}-1\right) \times$ clock source |
| 11 | $\left(2^{8}-1\right) \times$ clock source |

TMRA01 operation mode selection

| 00 | Two 8-bit timers |
| :---: | :--- |
| 01 | 16 -bit timer |
| 10 | 8 -bit PPG |
| 11 | 8 -bit PWM (TMRA0), 8-bit timer (TMRA1) |

Figure 3.8.7 TMRA registers


Figure 3.8.8 TMRA registers


Figure 3.8.9 Register for TMRA


Note: The values of bits 4 to 6 of TA1FFCR are undefined when read.

Figure 3.8.10 TMRA registers

TMRA3 Flip-Flop Control Register


Note: The values of bits 4 to 6 of TA3FFCR are undefined when read.

Figure 3.8.11 TMRA register

TMRA5 Flip-Flop Control Register


Note: The values of bits 4 to 6 of TA5FFCR are undefined when read.

Figure 3.8.12 Register for TMRA

### 3.8.4 Operation in each mode

(1) 8-Bit Timer Mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.
(1) Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every $8.8 \mu \mathrm{~seconds}$ at $\mathrm{fc}=36 \mathrm{MHz}$, set each register as follows:

* Clock state

System clock: High frequency (fc)
—Prescaler clock: fFPH


Note: $X=$ Don't care; "-" = No change
Select the input dock using Table 3.8.4
Note: The input clocks for TMRA0 and TMRA1 differ as follows:
TMRAO: Uses TAOIN input and can be selected from $\phi T 1, \phi T 4$ or $\phi T 16$
TMRA1: Match output of TMRA0 and can be selected from $\phi$ T1, $\phi$ T16, $\phi$ T256
(2) Generating a $50 \%$ duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a $1.32 \mu$ s square wave pulse from the TA1OUT pin at $\mathrm{fc}=36 \mathrm{MHz}$, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: fFPH

|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (TA01RUN | $\leftarrow$ | - | X | X | X | - | - | 0 | - | Stop TMRA1 and clear it to 0 . |
| TA01m0d | $\leftarrow$ | 0 | 0 | X | X | 0 | 1 | - | - | Select 8-Bit Timer Mode and select $\phi$ T1 ( $0.22 \mu \mathrm{~s}$ at $\mathrm{fc}=36$ MHz ) as the input clock. |
| TA1REG | $\leftarrow$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Set the timer register to $1.32 \mu \mathrm{~s} \div \phi \mathrm{T} 1 \div 2=3$ |
| TA1FFCR | $\leftarrow$ | X | X | X | X | 1 | 0 | 1 | 1 | Clear TA1FF to 0 and set it to invert on the match detect signal from TMRA1. |
| P7CR | $\leftarrow$ | X | X | - | - | - | - |  |  | Set P71 to function as the TA1OUT pin. |
| P7FC | $\leftarrow$ | X | X | - | - | X | - |  | X |  |
| (TA01RUN | $\leftarrow$ | - | X | X | X | - | 1 | 1 | - | Start TMRA1 counting. |

Note: $\mathrm{X}=$ Don't care; " - " = No change


Figure 3.8.13 Square wave output timing chart ( $50 \%$ Duty)
(3) Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-Bit Timer Mode and set the comparator output from TMRA0 to be the input clock to TMRA1.


Figure 3.8.14 TMRA1 count up on signal from TMRAO
(2) 16-Bit Timer Mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD <TA01M1,TA01M0>to 01.

In 16-Bit Timer M ode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK 1,TA01CLK0>. Table 3.8.4 shows the relationship between the timer (interrupt) cycle and the input clock selection.

Setting example: To generate an INTTA1 interrupt every 0.225 seconds at $\mathrm{fc}=36 \mathrm{MHz}$, set the timer registers TAOREG and TA1REG as follows:

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: fFPH
If $\phi$ T16 ( $3.6 \mu \mathrm{~s}$ at 36 MHz ) is used as the input clock for counting, set the following value in the registers: $0.225 \mathrm{~s} \div 3.6 \mu \mathrm{~s}=62500=\mathrm{F} 424 \mathrm{H}$; i.e. set TA1REG to F 4 H and TAOREG to 24 H .

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TAORE G, where the up-counter UCO is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparators TMRA0 and TMRA1, the up-counters UCO and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG $=04 \mathrm{H}$ and TAOREG $=80 \mathrm{H}$


Figure 3.8.15 Timer output by 16 -Bit Timer Mode
(3) 8-Bit PPG (Programmable Pulse Generation) Output Mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-Low or active-High. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as P71).


Figure 3.8.16 8 bit PPG output waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8 -bit up-counter (UCO) matches the value in one of the timer registers TAOREG or TA1REG.
The value set in TAOREG must be smaller than the value set in TA1REG.
Although the up-counter for TMRA1 (UC1) is not used in this mode, TA01RUN $<T A 1 R U N>$ should be set to 1 so that UC1 is set for counting.

Figure 3.8.17 shows a block diagram representing this mode.


Figure 3.8.17 Block diagram of 8-Bit PPG Output Mode
If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).


Figure 3.8.18 Operation of register buffer

Example: To generate 1/4-duty 113.636 kHz pulses (at $\mathrm{fc}=36 \mathrm{MHz}$ ):


* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: ffPH
Calculate the value which should be set in the timer register.
To obtain a frequency of 113.636 kHz , the pulse cyclet should be:
$\mathrm{t}=1 / 113.636 \mathrm{kHz}=8.8 \mu \mathrm{~s}$
$\phi T 1=0.22 \mu \mathrm{~s}$ (at 36 MHz );
$8.8 \mu \mathrm{~s} \div 0.22 \mu \mathrm{~s}=40$
Therefore set TA1RE G to 40 (28H)
The duty is to be set to $1 / 4$ : $\mathrm{t} \times 1 / 4=8.8 \mu \mathrm{~s} \times 1 / 4=2.2 \mu \mathrm{~s}$
$2.2 \mu \mathrm{~s} \div 0.22 \mu \mathrm{~s}=10$
Therefore, set TAOREG $=10=0 A H$.

|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA01RUN | $\leftarrow$ | 0 | X | X | X | - | 0 | 0 | 0 | Stop TMRA0 and TMRA01 and clear it to "0". |
| TA01MOD | $\leftarrow$ | 1 | 0 | X | X | X | X | 0 | 1 | Set the 8-bit PPG mode, and select $\phi$ T1 as input clock. |
| TA0REG | $\leftarrow$ | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Write OAH |
| TA1REG | $\leftarrow$ | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Write 28H |
| TA1FFCR | $\leftarrow$ | X | X | X | X |  | 1 | 1 | X | Set TA1FF, enabling both inversion and the double buffer. 10 generates a negative logic pulse. |
| P7CR |  | X | X | - | - | - | - | 1 |  | Set P71 as the TA1OUT pin. |
| P7FC | $\leftarrow$ | X | X | - | - | X | - | 1 | X | Set P71 as the TAIOUT pin. |
| (ta01RUN | $\leftarrow$ | 1 | X | X | X | - | 1 | 1 | 1 | Start TMRA0 and TMRA01 counting. |

Note: $\mathrm{X}=$ Don't care; "-" = No change
(4) 8-Bit PWM Output Mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRAO is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UCO) matches the value set in the timer register TAOREG or when $2^{n-1}$ counter overflow occurs ( $n=6,7$ or 8 as specified by TA01MOD $<$ PWM01 to PWM00>). The up-counter UC0 is cleared when $2^{\mathrm{n}-1}$ counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.
Value set in TAOREG < value set for $2^{n-1}$ counter overflow
Value set in TAOREG $\neq 0$


Figure 3.8.19 8-bit PWM waveforms
Figure 3.8.20 shows a block diagram representing this mode.


Figure 3.8.20 Block diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TAOREG if $2^{n}-1$ overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.


Figure 3.8.21 Register buffer operation

Example: To output the following PWM waves on the TA1OUT pin at $\mathrm{fc}=36 \mathrm{MHz}$ :


* Clock state

System clock: High frequency (fc) Clock gear: 1 (fc)
Prescaler clock: ffPH

To achieve a $27.94 \mu \mathrm{~s}$ PWM cycle by setting $\phi \mathrm{T} 1$ to $0.22 \mu \mathrm{~s}$ (at fc $=36 \mathrm{MHz}$ ):
$27.94 \mu \mathrm{~s} \div 0.22 \mu \mathrm{~s}=127$
$2^{n}-1=127$
Therefore n should be set to 7 .
Since the low-level period is $15.84 \mu \mathrm{~s}$ when $\phi \mathrm{T} 1=0.22 \mu \mathrm{~s}$, set the following value for TAOREG:
$15.84 \mu \mathrm{~s} \div 0.22 \mu \mathrm{~s}=72=48 \mathrm{H}$


Note: $\mathrm{X}=$ Don't care; "-" = No change

Table 3.8.3 PWM cycle

| $\begin{gathered} \text { Select Prescaler } \\ \text { Clock } \\ <\text { PRCK1 to PRCK0> } \end{gathered}$ | Gear Value <GEAR2 to GEAR0> | PWM cycle |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $2^{6}-1$ |  |  | $2^{7}-1$ |  |  | $2^{8}-1$ |  |  |
|  |  | фT1 | фT4 | фT16 | ¢T1 | ф ${ }^{\text {T }} 4$ | фT16 | фT1 | ф ${ }^{\text {T4 }}$ | фT16 |
| $\begin{gathered} 00 \\ \left(\mathrm{f}_{\mathrm{FPH}}\right) \end{gathered}$ | 000 (fc) | $12.6 \mu \mathrm{~s}$ | $56.7 \mu \mathrm{~s}$ | $66.6 \mu \mathrm{~s}$ | 25.4 us | $114 \mu \mathrm{~s}$ | $457 \mu \mathrm{~s}$ | $51 \mu \mathrm{~s}$ | $230 \mu s$ | $918 \mu \mathrm{~s}$ |
|  | 001 (fc/2) | 25.2 нs | $113 \mu \mathrm{~s}$ | $447 \mu \mathrm{~s}$ | 50.8 us | 229 us | $901 \mu$ s | $102 \mu \mathrm{~s}$ | $459 \mu \mathrm{~s}$ | 1811 us |
|  | 10 (ft/4) | $56.7 \mu \mathrm{~s}$ | $227 \mu \mathrm{~s}$ | $895 \mu \mathrm{~s}$ | $114 \mu \mathrm{~s}$ | $457 \mu \mathrm{~s}$ | $1803 \mu \mathrm{~s}$ | $230 \mu \mathrm{~s}$ | $918 \mu \mathrm{~s}$ | 3621 us |
|  | 011 (fc/8) | $113 \mu \mathrm{~s}$ | $447 \mu \mathrm{~s}$ | 1789 us | $229 \mu \mathrm{~s}$ | $902 \mu$ s | $3607 \mu \mathrm{~s}$ | $459 \mu \mathrm{~s}$ | 1811 यs | $7242 \mu \mathrm{~s}$ |
|  | 00 (fc/16) | $227 \mu \mathrm{~s}$ | $895 \mu \mathrm{~s}$ | 3585 us | $457 \mu \mathrm{~s}$ | $1803 \mu \mathrm{~s}$ | $7226 \mu \mathrm{~s}$ | $918 \mu \mathrm{~s}$ | 3621 ¢s | $14510 \mu \mathrm{~s}$ |
| $\begin{gathered} 10 \\ \text { (fc/16 clcok) } \\ \hline \end{gathered}$ | XXX | 227 us | 895 ¢s | 3585 ¢s | $457 \mu \mathrm{~s}$ | $1803 \mu \mathrm{~s}$ | 7226 ms | 918 s | 3621 us | $14510 \mu \mathrm{~s}$ |

XXX: Don't care
(5) Settings for each mode

Table 3.8.4 shows the SFR settings for each mode.
Table 3.8.4 Timer mode setting registers

| Register name | TA01MOD |  |  |  | TA1FFCR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| <Bit Symbol> | <TA01M1:TA01M 0> | [PWM01:00](PWM01:00) | [TA1CLK1:0](TA1CLK1:0) | [TA0CLK1:0](TA0CLK1:0) | TAFF1IS |
| Function | Timer mode | PWM cycle | Upper timer input clock | Lower timer input clock | Timer F/F invert signal select |
| 8 -bit timer $\times 2$ channels | 00 | - | Lower timer match фT1, фT16, фT256 (00, 01, 10, 11) | External clock фT1, фT4, фT16 (00, 01, 10, 11) | 0 : Lower timer output <br> 1: Upper timer output |
| 16-bit timer mode | 01 | - | - | External clock фT1, фT4, 申T16 (00, 01, 10, 11) | - |
| 8 -bit PPG $\times 1$ channel | 10 | - | - | External clock фT1, фT4, фT16 (00, 01, 10, 11) | - |
| 8 -bit PWM $\times 1$ channel | 11 | $\begin{gathered} 2^{6}-1,2^{7}-1,2^{8}-1 \\ (01,10,11) \end{gathered}$ | - | External clock фT1, фT4, фТ16 (00, 01, 10, 11) | - |
| 8 -bit timer $\times 1$ channel | 11 | - | $\begin{gathered} \phi T 1, \phi T 16, \phi T 256 \\ (01,10,11) \\ \hline \end{gathered}$ | - | Output disabled |

Note: "-" = Don’t care

### 3.9 16-Bit Timer/Event Counters (TMRB)

The TMP91C829 incorporates multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-Bit Interval Timer M ode
- 16-Bit Event Counter M ode
- 16-Bit Programmable Pulse Generation (PPG) M ode

The timer/event counter channel consists of a 16-bit up-counter, two 16-bit timer registers (one of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.
This chapter consists of the following items:

Table 3.9.1 Differences between TMRB0

| Channel <br> Spec |  | TMRB0 |
| :---: | :---: | :---: |
| External <br> Pins | External clock / Capture trigger input pins | TBOINO (also used as P93) TBOIN1 (also used as P94) |
|  | Timer flip-flop output pins | TB0OUTO (also used as P95) TB0OUT1 (also used as P96) |
| $\begin{gathered} \text { SFR } \\ \text { (address) } \end{gathered}$ | Timer Run Register | TBORUN (0180H) |
|  | Timer Mode Register | TBOMOD (0182H) |
|  | Timer Flip-Flop Control Register | TBOFFCR ( 0183 H ) |
|  | Timer Register | TBORGOL (0188H) <br> TBORGOH (0189H) <br> TB0RG1L (018AH) <br> TB0RG1H (018BH) |
|  | Capture Register | TBOCPOL (018CH) <br> TBOCPOH (018DH) <br> TB0CP1L (018EH) <br> TB0CP1H (018FH) |



### 3.9.2 Operation of each block

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock ( $\phi$ T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK 1 to PRCK $0>$ of clock-gear.

This prescaler can be started or stopped using TBORUN $<$ TBORUN $>$. Counting starts when $<T B O R U N>$ is set to 1 ; the prescaler is cleared to zero and stops operation when $<T B O R U N>$ is set to 0 .

Table 3.9.2 Prescaler clock resolution
$@ \mathrm{fc}=36 \mathrm{MHz}$

| Prescaler Clock Selection <PRCK1 to PRCK0> | Clock Gear Value <GEAR2 to GEAR0> | Prescaler Clock Resolution |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ¢T1 | ¢ ${ }^{\text {4 }}$ | $\phi$ T16 |
| $\begin{gathered} 00 \\ \left(\mathrm{f}_{\mathrm{FPH}}\right) \end{gathered}$ | 000 (fc) | $\mathrm{fc} / 2^{3}(0.2 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{5}(0.9 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ |
|  | 001 (fc/2) | $\mathrm{fc} / 2^{4}(0.4 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{6}(1.8 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{8}(7.1 \mu \mathrm{~s})$ |
|  | 010 (fc/4) | $\mathrm{fc} / 2^{5}(0.9 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{9}(14 \mu \mathrm{~s})$ |
|  | 011 (fc/8) | $\mathrm{fc} / 2^{6}(1.8 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{8}(7.1 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{10}(28 \mu \mathrm{~s})$ |
|  | 100 (fc/16) | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{9}(14 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{11}(57 \mu \mathrm{~s})$ |
| $\begin{gathered} 10 \\ \text { (fc/16 clock) } \end{gathered}$ | XXX | $\mathrm{fc} / 2^{7}(3.6 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{9}(14 \mu \mathrm{~s})$ | $\mathrm{fc} / 2^{11}(57 \mu \mathrm{~s})$ |

xxx: Don't care
(2) Up-counter (UCO)

UCO is a 16-bit binary counter which counts up pulses input from the clock specified by TBOMOD<TBOCLK 1,TB0CLK0>.

Any one of the prescaler internal clocks $\phi$ T1, $\phi$ TB0 and $\phi$ T16 or an external clock input via the TBOINO pin can be selected as the input clock. Counting or stopping \& clearing of the counter is controlled by TBORUN $<$ TBORUN $>$.

When clearing is enabled, the up-counter UCO will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TBOM OD $<$ TBOCLE $>$.

If clearing is disabled, the counter operates as a free-running counter.
A Timer Overflow interrupt (INTTBOFO) is generated when UCO overflow occurs.
(3) Timer registers (TBORGOH/L and TBORG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up-counter UCO matches the value set in this timer register, the Comparator Match Detect signal will go Active.

Setting data for timer register is executed using 2 byte data transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order. TheTBORGO timer register has a double-buffer structure, which is paired with register buffer. The value set in TBORUN <TBORDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when $<T B O R D E>=0$, and enabled when $<T B O R D E>=1$.
When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up-counter (UCO) and the timer register TBORG1 match.
After a Reset, TBORGO and TBORG1 are undefined. If the 16-bit timer is to be used after a Reset, data should be written to it beforehand.

On a Reset TBORUN $<$ TBORDE $>$ is initialized to 0 , disabling the double buffer. To use the double buffer, write data to the timer register, set <TBORDE > to 1, then write data to the register buffer as shown below.

TBORG0 and the register buffer both have the same memory addresses (000188H and 000189 H ) allocated to them. If $<$ TBORDE $>=0$, the value is written to both the timer register and the register buffer. If <TBORDE>=1, the value is written to the register buffer only.
The addresses of the Timer Registers are as follows:

(4) Capture Registers (TBOCPOH/L and TBOCP1H/L)

These 16 -bit registers are used to latch the values in the up-counter UC0.
Data in the Capture Registers should be read using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.
The addresses of the Capture Registers are as follows:

(5) Capture input control

This circuit controls the timing to latch the value of up-counter UCO into TBOCPO, TBOCP1. The latch timing for the capture register is determined by TB0M OD $<$ TB0CPM 1, TB0CPM $0>$.

In addition, the value in the up-counter can be loaded into a capture register by software. Whenever 0 is written to TBOMOD $<$ TBOCP $0>$, the current value in the up-counter is loaded into capture register TBOCPO. It is necessary to keep the prescaler in Run Mode (i.e. TBORUN $<$ TBOPRUN $>$ must be held at a value of 1 ).
(6) Comparators (CPO and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up-counter UC0 with the value set in TBORG0 or TBORG1 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).
(7) Timer flip-flops (TBOFF0 and TBOFF1)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the Capture Registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. After a Reset the value of TBOFFO is undefined. If 00 is written to TBOFFCR<TBOFFOC1, TB0FF0C0> or <TBOFF1C1, TB0FF1C0>, TB0FF0 will be inverted. If 01 is written to the capture registers, the value of TB0FF0 will be set to $1 . I f 10$ is written to the capture registers, the value of TBOFF0 will be set to 0 . The values of TBOFF 0 and TBOFF 1 can be output via the Timer Output pins TB00UT0 (which is shared with P95) and TB00UT1 (which is shared with P96). Timer output should be specified using the Port 9 Function Register.

### 3.9.3 SFR



Figure 3.9.2 The Registers for TMRB

TMRB0 Run Register


Figure 3.9.3 The registers for TMRB

TMRB0 Flip-Flop Control Register

|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { TBOFFCR } \\ (0183 \mathrm{H}) \end{gathered}$ | Bit symbol | TB0FF1C1 | TB0FF1C0 | TB0C1T1 | TB0C0T1 | TB0E1T1 | TB0E0T1 | TBOFF0C1 | TBOFFOCO |
|  | Read/Write | W* |  | R/W |  |  |  | W* |  |
|  | After Reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Control TB0FF100: Invert01: Set10: Clear11: Don't care* Always read as 11 |  | TBOFF0 inversion trigger <br> 0: Disable trigger <br> Enable trigger |  |  |  | Control TB0FF0 <br> 00: Invert <br> 01: Set |  |
|  |  |  |  | Invert when Invert when the UC value the UC value is loaded in is loaded in to TBOCP1. to TB0CP0. |  | Invert when the UC value matches the value in TB0RG1. | Invert when the UC value matches the value in TBORGO. | 10: Clear <br> 11: Don't care <br> * Always read as 11 |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | TBOFFO control |  |  |  |  |  |
|  |  |  |  |  | 00 | Invert |  |  |  |
|  |  |  |  |  | 01 | Set to 11 |  |  |  |
|  |  |  |  |  | 10 | Clear to 0 |  |  |  |
|  |  |  |  |  | 11 | Don't care |  |  |  |
|  |  |  |  |  | $\rightarrow$ Inverted w | when the UC value is loaded in to TB0CP1. |  |  |  |
|  |  |  |  |  | 0 | Disable trigger |  |  |  |
|  |  |  |  |  | 1 | Enable trigger |  |  |  |
|  |  |  |  |  | $\rightarrow$ Inverted w | when the UC | value is loaded | d in to TBOC |  |
|  |  |  |  |  | 0 | Disable trigger |  |  |  |
|  |  |  |  |  | 1 | Enable trigger |  |  |  |
|  |  |  |  |  | Inverted when the UC value matches the valued in TBORG1. |  |  |  |  |
|  |  |  |  |  | 0 | Disable trigger |  |  |  |
|  |  |  |  |  | 1 | Enable trigger |  |  |  |
|  |  |  |  | $\rightarrow$ Inverted when the UC value matches the valued in TBORGO. |  |  |  |  |  |
|  |  |  |  |  | 0 | Disable trigger |  |  |  |
|  |  |  |  |  | 1 | Enable trigger |  |  |  |

Figure 3.9.4 The Registers for TMRB

### 3.9.4 Operation in each mode

(1) 16-Bit Interval Timer Mode

Generating interrupts at fixed intervals
In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TBORG1.


Note: $\mathrm{X}=$ Don't care; "-" = No change
(2) 16-Bit Event Counter Mode

As described above, in 16-Bit Timer Mode, if the external clock (TBOINO pin input) is selected as the input clock, the timer can be used as an event counter. To read the value of the counter, first perform software capture once, then read the captured value.


Note: $\mathrm{X}=$ Don't care; "-" = No change
When the timer is used as an event counter, set the prescaler in Run Mode (i.e. with TBORUN $<T B O P R U N>=1$ ).
(3) 16-Bit Programmable Pulse Generation (PPG) Output Mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either Low-active or High-active.

The PPG mode is obtained by inversion of the timer flip-flop TBOFF0 that is to be enabled by the match of the up-counter UC0 with timer register TBORG0 or TBORG1 and to be output to TBOOUTO. In this mode the following conditions must be satisfied.
(Value set in TBORGO) < (Value set in TBORG1)


Figure 3.9.5 Programmable Pulse Generation (PPG) Output Waveforms
When the TBORG0 double buffer is enabled in this mode, the value of Register Buffer 0 will be shifted into TBORG0 at match with TBORG1. This feature facilitates the handling of low-duty waves.


Figure 3.9.6 Operation of Register Buffer

The following block diagram illustrates this mode.


Figure 3.9.7 Block Diagram of 16-BIT Mode
The following example shows how to set 16-Bit PPG Output Mode:

|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (tborun | $\leftarrow$ | 0 | 0 | X | x | - | 0 | x | 0 | Disable the TB0RG0 double buffer and stop TMRB0. |
| tborgo | $\leftarrow$ | * | * | * | * | * | * | * | * | Set the duty ratio (16 bits). |
| tB0RG1 | $\leftarrow$ | * | * | * | * | * | * | * |  | Set the frequency (16 bits). |
| tborun | $\leftarrow$ | 1 | 0 | x | x | - | 0 | x | 0 | Enable the TBORGO double buffer. <br> (The duty and frequency are changed on an INTTB01 interrupt.) |
| TB0FFCR | $\leftarrow$ | x | x | 0 | 0 | 1 | 1 | 1 | 0 | Set the mode to invert TBOFFO at the match with TBORG0/TB0RG1. Set TBOFF0 to 0 . |
| твомод | $\leftarrow$ | 0 | 0 | 1 |  | 0 |  | * |  | Select the internal clock as the input clock and disable the capture function. |
| P9CR |  | - | - | 1 | - | - | - |  |  | Set P95 to function as TB0OUTO. |
| P9FC | $\leftarrow$ | x | - | 1 | X | $x$ | x | $x$ | - |  |
| tborun | $\leftarrow$ | 1 | 0 | x | x | - | 1 | x | 1 | Start TMRBO. |

Note: $\mathrm{X}=$ Don't care; "-" = No change

### 3.10 Serial Channel

TMP91C829 includes one serial I/O channel. Either UART Mode (asynchronous transmission) or I/O Interface Mode (synchronous transmission) can be selected.

- I/O Interface Mode —— Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.
- UART Mode $\quad\left[\begin{array}{l}\text { Mode 1: 7-bit data } \\ \text { Mode 2: 8-bit data } \\ \text { Mode 3: 9-bit data }\end{array}\right.$

In Mode 1 and Mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers via a serial link (a multi-controller system).

Figure 3.10.4 and 3 are block diagrams.

Table 3.10.1 Channels 0 and 1

|  | Channel 0 | Channel 1 |
| :--- | :--- | :--- |
| Pin Name | TXD0 (P80) | TXD1 (P84) |
|  | RXD0 (P81) | RXD1 (P85) |
|  | $\overline{\text { CTS0 }}$ /SCLK0 (P82) | $\overline{\text { CTS0 }}$ /SCLK1 (P86) |
|  | STS0 (P83) | ISTS1 (P87) |

- Mode 0 (I/O Interface Mode)

- Mode 1 (7-Bit UART Mode)

- Mode 2 (8-Bit UART Mode)

- Mode 3 (9-Bit UART Mode)


Figure 3.10.1 Data formats

### 3.10.1 Block diagrams

Figure 3.10.2 is a block diagram representing Serial Channel 0.


Figure 3.10.2 Block diagram of the Serial Channel 0


Figure 3.10.3 Block diagram of the Serial Channel 1

### 3.10.2 Operation of each circuit

(1) Prescaler, Prescaler clock select

There is a 6-bit prescaler for waking serial clock. The clock selected using SYSCR $\langle P R C K 1: P R C K 0>$ is divided by 4 and input to the prescaler as $\phi T 0$. The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.
Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

| Select Prescaler Clock <PRCK1 to PRCK0> | $\begin{gathered} \text { Gear Value } \\ \text { <GEAR2 to GEAR0> } \end{gathered}$ | Prescaler Output Clock Resolution |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ¢T0 | фT2 | ¢T8 | фT32 |
| $\begin{gathered} 00 \\ \left(\mathrm{f}_{\mathrm{FPH}}\right) \end{gathered}$ | 000 (fc) | $\mathrm{fc} / 2^{2}$ | fc/2 ${ }^{4}$ | fc/ $2^{6}$ | $\mathrm{fc} / 2^{8}$ |
|  | 001 (f¢/2) | $\mathrm{fc} / 2^{3}$ | fc/2 ${ }^{5}$ | $\mathrm{fc} / 2^{7}$ | $\mathrm{fc} / 2^{9}$ |
|  | 010 (fc/4) | $\mathrm{fc} / 2^{4}$ | fc/ $/ 2^{6}$ | $\mathrm{fc} / 2^{8}$ | $\mathrm{fc} / 2^{10}$ |
|  | 011 (fc/8) | $\mathrm{fc} / 2^{5}$ | $\mathrm{fc} / 2^{7}$ | fc/ $2^{9}$ | $\mathrm{fc} / 2^{11}$ |
|  | 100 (fc/16) | $\mathrm{fc} / 2^{6}$ | $\mathrm{fc} / 2^{8}$ | $\mathrm{fc} / 2^{10}$ | $\mathrm{fc} / 2^{12}$ |
| $\begin{gathered} 10 \\ \text { (fc/16 clock) } \end{gathered}$ | XXX | - | $\mathrm{fc} / 2^{8}$ | $\mathrm{fc} / 2^{10}$ | $\mathrm{fc} / 2^{12}$ |

Note: X = Don't care; "-" = Cannot be used
The Baud Rate Generator selects between 4 clock inputs : $\phi T 0, \phi T 2, \phi T 8$, and $\phi T 32$ among the prescaler outputs.
(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi$ T0, $\phi$ T2, $\phi$ T8 or $\phi$ T32, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BROCR $\angle B R O C K 1$ to BROCKO> field in the Baud Rate Generator Control Register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or $N+\frac{(16-K)}{16}$ to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of $B R O C R<B R O A D D E, B R O S 3$ to BROSO $>$ and BROADD $<$ BROK 3 to BROK $0>$.

- In UART Mode
(1) When BROCR $<$ BROADDE $>=0$

The settings BROADD $\angle B R O K 3$ to $B R O K 0>$ are ignored. The baud rate generator divides the selected prescaler clock by $N$, which is set in BROCK $<$ BROS3 to BROS0 $>$. $(\mathrm{N}=1,2,3 \ldots 16)$
(2) When BROCR $<$ BROADDE $>=1$

The $N+(16-K) / 16$ division function is enabled. The baud rate generator divides the selected prescaler clock by $N+(16-K) / 16$ using the value of $N$ set in $B R O C R<B R O S 3$ to $B R O S O>(N=2,3 \cdots 15)$ and the value of $K$ set in BROADD $<$ BROK 3 to BROK $0>(K=1,2,3 \cdots 15$ )

Note: If $N=1$ or $N=16$, the $N+(16-K) / 16$ division function is disabled. Set BROCR<BROADDE> to 0 .

- In I/O Interface Mode

The $N+(16-K) / 16$ division function is not available in I/O Interface Mode. Set BROCR $<$ BROADDE $>$ to 0 before dividing by N .

The method for calculating the transfer rate when the baud rate generator is used is explained below.

- In UART Mode

$$
\text { Baud Rate }=\frac{\text { Input clock of baud rategenerator }}{\text { Frequency divider for baud rategenerator }} \div 16
$$

- In I/O Interface Mode

$$
\text { Baud Rate }=\frac{\text { Input clock of baud rategenerator }}{\text { Frequency divider for baud rategenerator }} \div 2
$$

- Integer divider ( N divider)

For example, when the source clock frequency (fc) $=12.288 \mathrm{MHz}$, the input clock frequency $=\phi T 2(f c / 16)$, the frequency divider $N(B R 0 C R<B R 0 S 3$ to $B R O S 0>)=5$, and $B R O C R<B R O A D D E>=0$, the baud rate in UART M ode is as follows:

* Clock state $\quad \begin{aligned} & \text { System clock: High frequency (fc) } \\ & \text { Clock gear: } 1 \text { (fc) } \\ & \text { Prescaler clock: System clock }\end{aligned}$

Baud Rate $=\frac{\mathrm{fc} / 16}{5} \div 16$

$$
=12.288 \times 10^{6} \div 16 \div 5 \div 16=9600(\mathrm{bps})
$$

Note: The $N+(16-K) / 16$ division function is disabled and setting BROADD<BROK3 to BROKO> is invalid.

- $\mathrm{N}+(16-\mathrm{K}) / 16$ divider (UART Mode only)

Accordingly, when the source clock frequency (fc) $=4.8 \mathrm{MHz}$, the input clock frequency $=\phi T 0$, the frequency divider $N(B R O C R<B R O S 3$ to $B R O S 0>)=7, K$ (BROADD $\angle B R O K 3$ to $B R O K 0>$ ) $=3$, and BROCR $\angle B R O A D D E>=1$, the baud rate in UART Mode is as follows:

* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

$$
\begin{aligned}
\text { Baud Rate } & =\frac{\mathrm{fc} / 4}{7+(16-3) / 16} \div 16 \\
& =4.8 \times 10^{6} \div 4 \div(7+13 / 16) \div 16=9600(\mathrm{bps})
\end{aligned}
$$

Table 3.10.3 and 3.10.4 show examples of UART M ode transfer rates.
Additionally, the external clock input is available in the serial clock. (Serial Channels 0 and 1). The method for calculating the baud rate is explained below:

- In UART Mode

Baud rate $=$ external clock input frequency $\div 16$
It is necessary to satisfy (external clock input cycle) $\geq \mathrm{fc} / 4$

- In I/O Interface Mode

Baud rate = external clock input frequency
It is necessary to satisfy (external clock input cycle) $\geq 16$ / fc

Table 3.10.3 Transfer rate selection (when baud rate generator Is used and BROCR <BROADDE> $=0$ )

| fc [ MHz ] | Frequency Divider Input Clock | фT0 | фT2 | фT8 | фT32 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9.830400 | 2 | 76.800 | 19.200 | 4.800 | 1.200 |
|  | 4 | 38.400 | 9.600 | 2.400 | 0.600 |
|  | 8 | 19.200 | 4.800 | 1.200 | 0.300 |
|  | 0 | 9.600 | 2.400 | 0.600 | 0.150 |
| 12.288000 | 5 | 38.400 | 9.600 | 2.400 | 0.600 |
|  | A | 19.200 | 4.800 | 1.200 | 0.300 |
| 14.745600 | 2 | 115.200 |  |  |  |
|  | 3 | 76.800 | 19.200 | 4.800 | 1.200 |
|  | 6 | 38.400 | 9.600 | 2.400 | 0.600 |
|  | C | 19.200 | 4.800 | 1.200 | 0.300 |

Note 1: Transfer rates in I/O Interface Mode are eight times faster than the values given above.
Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Table 3.10.4 Selection of Transfer Rate (When TMRA0 with input Clock $\phi$ T1 is used)

| fc |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |

Method for calculating the transfer rate (when TMRA0 is used):
Transfer rate $=\frac{\text { Clock frequency determined by SYSCR0 }<\text { PRCK1, PRCK } 0>}{\text { TAOREG } \times \underline{8} \times 16}$
(when TMRA0 (input clock $\phi$ T1) is used)

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface Mode.
Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.
(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

- In I/O Interface Mode

In SCLK Output Mode with the setting SCOCR $\langle O C>=0$, the basic clock is generated by dividing the output of the baud rate generator by 2 , as described previously.

In SCLK Input M ode with the setting SCOCR $\triangleleft O C>=1$, the rising edge or falling edge will be detected according to the setting of the SCOCR $\langle S C L K S>$ register to generate the basic clock.

## - In UART Mode

The SCOMOD0 $<$ SC1 to SC0> setting determines whether the baud rate generator clock, the internal system clock fSYS, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.
(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART Mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times - on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

F or example, if the data bit is sampled respectively as 1,0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1 . A data bit sampled as 0,0 and 1 is taken to be 0 .
(5) Receiving control

- In I/O Interface Mode

In SCLK Output Mode with the setting SCOCR $\triangleleft O C>=0$, the RXDO signal is sampled on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK Input Mode with the setting SCOCR $\langle O C>=1$, the RXDO signal is sampled on the rising or falling edge of the SCLKO input, according to the SCOCR $<$ SCLKS $>$ setting.

- In UART Mode

The receiving control block has a circuit which detects a start bit using the majority rule. Recei ved bits are sampled three times; when two or more out of three samples are 0 , the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.
(6) The Receiving Buffers

To prevent Overrun errors, the Receiving Buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in Receiving Buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in Receiving Buffer 1, the stored data is transferred to Receiving Buffer 2 (SCOBUF); this causes an INTRX0 interrupt to be generated. The CPU only reads Receiving Buffer 2 (SCOBUF). Even before the CPU has finished reading the contents of Receiving Buffer 2 (SCOBUF), more data can be received and stored in Recei ving Buffer 1. However, if Receiving Buffer 2 (SCOBUF) has not been read completely before all the bits of the next data item are received by Receiving Buffer 1, an Overrun error occurs. If an Overrun error occurs, the contents of Receiving Buffer 1 will be lost, although the contents of Receiving Buffer 2 and SC0CR $<$ RB8 $>$ will be preserved.

SCOCR $<$ RB8 $>$ is used to store either the parity bit - added in 8-Bit UART Mode - or the most significant bit (MSB) - in 9-Bit UART M ode.

In 9-Bit UART Mode the wake-up function for the slave controller is enabled by setting SCOMODO<WU> to 1 ; in this mode INTRXO interrupts occur only when the value of $\mathrm{SCOCR}<\mathrm{RB} 8>$ is 1 .
(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART M ode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.


TXDCLK


Figure 3.10.4 Generation of the transmission clock
(8) Transmission controller

- In I/O Interface Mode

In SCLK Output Mode with the setting SCOCR $\triangleleft O C>=0$, the data in the Transmission Buffer is output one bit at a time to the TXD0 pin on the rising edge of the shift clock which is output on the SCLK 0 pin.

In SCLK Input Mode with the setting $\operatorname{SCOCR} \triangleleft O C>=1$, the data in the Transmission Buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK 0 input, according to the SCOCR $\leqslant$ SCLK $S>$ setting.

- In UART Mode

When transmission data sent from the CPU is written to the Transmission Buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

## Handshake function

Serial Channels 0 and 1 each have a $\overline{\text { CTSO }}$ pin. Use of this pin allows data can be sent in units of one frame; thus, Overrun errors can be avoided. The handshake functions is enabled or disabled by the SCOMOD <CTSE > setting.

When the $\overline{\mathrm{CTSO}}$ pin foes High on completion of the current data send, data transmission is halted until the $\overline{\text { CTSO }}$ pin foes Low again. However, the INTTXO Interrupt is generated, it requests the next data send to the CPU. The next data is written in the Transmission Buffer and data sending is halted.

Although there is no $\overline{R T S}$ pin, a handshake function can easily be configured by assigning any port to perform the $\overline{R T S}$ function. The RTS should be output High to request send data halt after data receive is completed by software in the RXD interrupt routine.


Figure 3.10.5 Handshake function


Note 1: If the $\overline{\mathrm{CTS}}$ signal goes High during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{\mathrm{CTS}}$ signal has fallen.

Figure 3.10.6 $\overline{\text { CTS }}$ (Clear to send) Timing
(9) Transmission Buffer

The Transmission Buffer (SCOBUF) shifts out and sends the transmission data written from the CPU, in order one bit at a time starting with the least significant bit (LSB) and finishing with the most significant bit (MSB). When all the bits have been shifted out, the empty Transmission Buffer generates an INTTX0 interrupt.
(10) Parity control circuit

When SCOCR $<P E>$ in the Serial Channel Control Register is set to 1 , it is possible to transmit and receive data with parity. However, parity can be added only in 7-Bit UART Mode or 8 -Bit UART Mode. The SCOCR $\& E V E N>$ field in the Serial Channel Control Register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the Transmission Buffer SCOBUF. The data is transmitted after the parity bit has been stored in SCOBUF <TB7> in 7-Bit UART Mode or in SCOMOD0<TB8> in 8-Bit UART Mode. SCOCR $<P E>$ and SCOCR $<E V E N>$ must be set before the transmission data is written to the Transmission Buffer.

In the case of receiving, data is shifted into Receiving Buffer 1, and the parity is added after the data has been transferred to Receiving Buffer 2 (SCOBUF), and then compared with SCOBUF $\langle$ RB7> in 7-Bit UART Mode or with SCOCR $<$ RB8 $>$ in 8 -Bit UART Mode. If they are not equal, a Parity error is generated and the SCOCR $\langle P E R R>$ flag is set.
(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in Receiving Buffer 1 while valid data still remains stored in Receiving Buffer 2 (SCOBUF), an Overrun error is generated.
2. Parity error $\langle P E R R>$

The parity generated for the data shifted into Receiving Buffer 2 (SCOBUF) is compared with the parity bit received via the RXD pin. If they are not equal, a Parity error is generated.
3. Framing error $\langle$ FERR $>$

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0 , a Framing error is generated.
(12) Timing generation
(1) In UART Mode

## Receiving

| Mode | 9-Bit <br> (Note) | 8-Bit + Parity <br> (Note) | 8-Bit, 7-Bit + Parity, 7-Bit |
| :--- | :--- | :--- | :--- |
| Interrupt timing | Center of last bit <br> (bit 8) | Center of last bit <br> (parity bit) | Center of stop bit |
| Framing error timing | Center of stop bit | Center of stop bit | Center of stop bit |
| Parity error timing | - | Center of last bit <br> (parity bit) | Center of stop bit |
| Overrun error timing | Center of last bit <br> (bit 8) | Center of last bit <br> (parity bit) | Center of stop bit |

Note: In 9-Bit Mode and 8-Bit + Parity Mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to allow a 1 -bit period to elapse (so that the stop bit can be transferred) in order to allow proper framing error checking.

Transmitting

| Mode | 9-Bit | 8-Bit + Parity | 8-Bit, 7-Bit + Parity, 7-Bit |
| :--- | :--- | :--- | :--- |
| Interrupt timing | Just before stop bit is <br> transmitted | Just before last data <br> bit is transmitted | Just before last data bit is <br> transmitted |

## (2) I/O interface

| Transmission <br> Interrupt <br> timing | SCLK Output Mode | Immediately after rise of last SCLK signal. (See Figure 3.10.19) |
| :--- | :--- | :--- |
|  | SCLK Input Mode | Immediately after rise of last SCLK signal Rising Mode, or <br> immediately after fall in Falling Mode. (See Figure 3.10.20) |
| Receiving <br> Interrupt <br> timing | SCLK Output Mode | Timing used to transfer received to data Receive Buffer 2 (SCOBUF) <br> (i.e. immediately after last SCLK). (See Figure 3.10.21) |
|  | SCLK Input Mode | Timing used to transfer received data to Receive Buffer 2 (SCOBUF) <br> (i.e. immediately after last SCLK). (See Figure 3.10.22) |

### 3.10.3 SFR



Figure 3.10.7 Serial Mode Control Register (channel 0, SCOMODO)


Figure 3.10.8 Serial Mode Control Register (channel 1, SC1MODO)


Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.10.9 Serial Control Register (channel 0, SCOCR)


Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.10.10 Serial Control Register (channel 1, SC1CR)


Note 1: The baud rate generator can be set 1 when UART mode and disable $+(16-K) / 16$ division function. Don't use in I/O interface mode.

Note 2: Set BROCR <BROADDE> to 1 after setting $K(K=1$ to 15$)$ to BROADD<BROK3 to $0>$ when $+(16-$ $\mathrm{K}) / 16$ division function is used.

Note $3:+(16-K) / 16$ division function is possible to use in only UART mode.
Set BROCR <BROADDE> to 0 and disable $+(16-K) / 16$ division function in I/O interface mode.

Figure 3.10.11 Baud rate generator control (channel 0, BROCR, BROADD)


|  | BR0CR<BR1ADDE> $=1$ |  | BR1CR<BR1ADDE> $=0$ |
| :---: | :---: | :---: | :---: |
|  | $0000(\mathrm{~N}=16)$ <br> or $0001(\mathrm{~N}=1)$ | $0000(N=2)$ <br> or $1111(\mathrm{~N}=15)$ | $\begin{gathered} \hline 0001 \text { ( } \mathrm{N} 1 \text { 1) (UART only) } \\ \text { to } \\ 1111(\mathrm{~N}=15) \\ 0000(\mathrm{~N}=16) \\ \hline \end{gathered}$ |
| 0000 | Disable | Disable |  |
| $\begin{gathered} 0001(\mathrm{~K}=1) \\ \text { to } \\ 1111(\mathrm{~K}=15) \end{gathered}$ | Disable | Divided by $N+\frac{(16-K)}{16}$ | Divided by N |

Note 1: The baud rate generator can be set 1 when UART mode and disable $+(16-K) / 16$ division function. Don't use in l/O interface mode.

Note 2: Set BR1CR <BR1ADDE> to 1 after setting $K(K=1$ to 15$)$ to $B R 1 A D D<B R 1 K 3$ to $0>$ when $+(16-$ $\mathrm{K}) / 16$ division function is used.

Note $3:+(16-K) / 16$ division function is possible to use in only UART mode.
Set BR1CR <BR1ADDE> to 0 and disable $+(16-K) / 16$ division function in I/O interface mode.

Figure 3.10.12 Baud rate generator control (channel 1, BR1CR, BR1ADD)


Note: Prohibit Read modify write for SCOBUF.
Figure 3.10.13 Serial Transmission/Receiving Buffer Registers (channel 0, SCOBUF)

| $\begin{aligned} & \text { SCOMOD1 } \\ & (0205 H) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | I2S0 | FDPX0 |  |  |  |  |  | STSENO |
|  | Read/Write | R/W | R/W |  |  |  |  |  | W |
|  | After Reset | 0 | 0 |  |  |  |  |  | 1 |
|  | Function | $\begin{aligned} & \text { IDLE2 } \\ & \text { 0: Stop } \\ & \text { 1: Run } \end{aligned}$ | duplex <br> 0 : half <br> 1: full |  |  |  |  |  |  |

Figure 3.10.14 Serial Mode Control Register 1 (channel 0, SCOMOD1)


Note: Prohibit Read modify write for SC1BUF.
Figure 3.10.15 Serial Transmission/Receiving Buffer Registers (channel 1, SC1BUF)

| $\begin{aligned} & \text { SC1MOD1 } \\ & (020 \mathrm{CH}) \end{aligned}$ | $\mathrm{S}^{\text {a }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | I2S0 | FDPX0 |  |  |  |  |  | STSENO |
|  | Read/Write | R/W | R/W |  |  |  |  |  | W |
|  | After Reset | 0 | 0 |  |  |  |  |  | 1 |
|  | Function | IDLE2 <br> 0: Stop <br> 1: Run | duplex <br> 0 : half <br> 1: full |  |  |  |  |  | $\begin{gathered} \text { STS1 } \\ 0: \text { Enable } \\ \text { 1:Disable } \end{gathered}$ |

Figure 3.10.16 Serial Mode Control Register 1 (channel 1, SC1MOD1)

### 3.10.4 Operation in each mode

(1) Mode 0 (I/O Interface Mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input external synchronous clock SCLK.


Figure 3.10.17 SCLK Output Mode connection example


Figure 3.10.18 Example of SCLK Input Mode Connection

## (1) Transmission

In SCLK Output Mode 8-bit data and a synchronous clock are output on the TXDO and SCLKO pins respectively each time the CPU writes the data to the Transmission Buffer.
When all the data has been output, INTESO 4 TXOC $>$ is set to 1 , causing an INTTX0 interrupt to be generated.


Figure 3.10.19 Transmitting Operation in I/O Interface Mode (SCLK0 Output Mode)
(Channel 0)
In SCLK Input Mode, 8-bit data is output on the TXDO pin when the SCLK0 input becomes Active after the data has been written to the Transmission Buffer by the CPU .
When all the data has been output, INTESO $\triangleleft T X 0 C>$ is set to 1 , causing an INTTX0 interrupt to be generated.


Figure 3.10.20 Transmitting Operation in I/O Interface Mode (SCLKO Input Mode)
(channel 0)

## (2) Receiving

In SCLK Output Mode the synchronous clock is output on the SCLK 0 pin and the data is shifted to Receiving Buffer 1. This is initiated when the Receive Interrupt flag INTE S $0 \triangleleft$ RXOC $>$ is cleared as the recei ved data is read. When 8 -bit data is received, the data is transferred to Receiving Buffer 2 (SCOBUF) following the timing shown below and INTESO\&RXOC> is set to 1 again, causing an INTRXO interrupt to be generated.

Setting SCOMODO<RXE $>$ to 1 initiates SCLK 0 output.


Figure 3.10.21 Receiving operation in I/O Interface Mode (SCLKO Output Mode)
(Channel 0)
In SCLK Input Mode the data is shifted to Receiving Buffer 1 when the SCLK input goes Active. The SCLK input goes Active when the Receive Interrupt flag INTESO $\varangle R X O C>$ is cleared as the received data is read. When 8 -bit data is received, the data is shifted to Receiving Buffer 2 (SCOBUF) following the timing shown below and INTESO $\triangleleft R X O C>$ is set to 1 again, causing an INTRXO interrupt to be generated.


Figure 3.10.22 Receiving Operation in I/O interface Mode (SCLKO Input Mode)
(Channel 0)

Note: The system must be put in the Receive Enable state (SCMOD0<RXE> = 1) before data can be received.

## (3) Transmission and Receiving (Full Duplex Mode)

When Full Duplex Mode is used, set the Receive Interrupt Level to 0 and set enable the level of transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:

> Example: Channel 0, SCLK output
> Baud rate $=9600$ bps
> $\mathrm{fc}=14.7456 \mathrm{MHz}$
> System clock: High frequency (fc)
> Clock gear: 1 (fc)
> Prescaler clock: $\mathrm{f}_{\mathrm{FPH}}$

Main routine

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  | Set the INTTX0 level to 1. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTES0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | Set the INTRX0 level to 0. |
| P8CR | - | - | - | - | - | 1 | 0 | 1 | $\}$ | Set P80, P81 and P82 to function as the TXD0, RXD0 and SCLKO pins respectively. |
| P8FC | - | - | - | - | - | 1 | - | 1 | J |  |
| SCOMODO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Select I/O Interface Mode. |
| SCOMOD 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | Select Full Duplex Mode. |
| SC0CR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Sclk_out, transmit on negative edge, receive on positive edge |
| BROCR | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  | Baud rate $=9600 \mathrm{bps}$ |
| SCOMODO | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | Enable receiving |
| SCOBUF | * | * | * | * | * | * | * | * |  | Set the transmit data and start. |
| INTTX0 interrupt routine |  |  |  |  |  |  |  |  |  |  |
| Acc SC0 | UF |  |  |  |  |  |  |  |  | Read the receiving buffer. |
| SCOBUF | - | - | X | X | - | 1 | X | X |  | Set the next transmit data. |

Note: X = Don't care; "-" = No change

This UPU have STS0, STS1 pins that request the next data send to the CPU. P8CR sets to output mode, P8F C sets STS using mode, and bit 0 of SC0M OD1 (SC1MOD1) register sets H revel. And then STS is enable to start to transfer the data.

When SCLK signal is exactly falling edge, STS is disable.
And when it is ended to transfer 8-bits data, you set the STS function is Enable and you set to request to the another CPU the next data.

In SCLK output mode you can not use this STS function.

(2) Mode 1 (7-bit UART Mode)

7-Bit UART Mode is selected by setting the Serial Channel Mode Register SCOMOD0<SM1,SM0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the Serial Channel Control Register SCOCR $\measuredangle P E>$ bit; whether even parity or odd parity will be used is determined by the SCOCR $<E V E N>$ setting when SCOCR $<P E>$ is set to 1 (enabled).
Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to Channel 0.


* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock

76543210


Note: $\mathrm{X}=$ Don't care; "-" = No change
(3) Mode 2 (8-Bit UART M ode)

8 -Bit UART M ode is selected by setting SCOM ODO $<$ SM 1,SM $0>$ to 10. In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SCOCR $\langle P E>$ ); whether even parity or odd parity will be used is determined by the SCOCR $<E V E N>$ setting when SCOCR $<P E>$ is set to 1 (enabled).
Setting example: When recei ving data of the following format, the control registers should be set as described below.


* Clock state

System clock: High frequency (fc)
Clock gear: 1 (fc)
Prescaler clock: System clock
Main settings


Note: $\mathrm{X}=$ Don't care; "-" = No change
(4) Mode 3 (9-Bit UART Mode)

9-Bit UART M ode is selected by setting SCOMODO<SM 1,SM $0>$ to 11 . In this mode parity bit cannot be added.
In the case of transmission the MSB (9th bit) is written to SCOMOD0<TB8>. In the case of receiving it is stored in SCOCR $\angle R B 8>$. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

## Wake up function

In 9-Bit UART Mode, the wake-up function for slave controllers is enabled by setting SCOMODO<WU> to 1 . The interrupt INTRXO can only be generated when $\langle$ RB8 $>=1$.


Note: The TXD pin of each slave controller must be in Open-Drain Output Mode.
Figure 3.10.23 Serial Link using Wake-up function
(1) Select 9-Bit UART Mode on the master and slave controllers.
(2) Set the SCOMODO<WU > bit on each slave controller to 1 to enable data receiving.
(3) The master controller transmits data one frame at a time. Each frame includes an 8 -bit select code which identifies a slave controller. The MSB (bit 8) of the data ( $\langle T B 8>$ ) is set to 1 .

(4) Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The control ler whose code matches clears its WU bit to 0.
(5) The master controller transmits data to the specified slave controller (the controller whose SCOMOD $<W U>$ bit has been cleared to 0 ). The MSB (bit 8) of the data ( $<$ TB8 $>$ ) is cleared to 0 .

© The other slave controllers (whose $<W U>$ bits remain at 1 ) ignore the received data because their MSBs (bit 8 or $\langle$ RB8 $>$ ) are set to 0 , disabling INTRX0 interrupts.
The slave controller whose WU bit $=0$ can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Setting example: To link two slave controllers serially with the master controller using the internal clock fSYs as the transfer clock.


Since Serial Channels 0 and 1 operate in exactly the same way, Channel 0 only is used for the purposes of this explanation.

- Setting the master controller


INTTX0 interrupt

| SCOMODO | $\leftarrow 0-\cdots-\cdots-e^{2}$ | Set TB8 to 0. |
| :--- | :--- | :--- | :--- |
| SCOBUF | $\leftarrow * * * * * * * *$ | Set data for transmission. |

- Setting the slave controller

```
Main
P8CR \leftarrow - - - - - 0 1
```



```
ODE }\leftarrow\textrm{X X X X X X - 1
INTESO }
SCOMODO \leftarrow
    the transfer clock.
INTRXO interrupt
Acc}\leftarrow\mathrm{ SCOBUF
if Acc = select code
then SCOMODO \leftarrow---0---- Clear <WU> to 0.
```


### 3.11 Analog/Digital Converter

The TMP91C829 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of theAD converter. The 8-channel analog input pins (AN 0 to AN 7) are shared with the input-only port Port A and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP Mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.


Figure 3.11.1 Block diagram of AD converter

### 3.11.1 Analog/Digital converter registers

The AD converter is controlled by the two AD Mode Control Registers: ADMODO and ADMOD1. The eight AD Conversion Data Upper and Lower Registers (ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L) store the results of AD conversion.

Figure 3.11.2 shows the registers related to the AD converter.


Figure 3.11.2 AD Converter Related Register

## AD Mode Control Register 1



Before starting conversion (before writing 1 to ADMODO <ADS>), set the <VREFON> bit to 1.

Figure 3.11.3 AD Converter Related Register


| AD Conversion Data Upper Register 0/4 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADREG04H (02A1H) | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits AD conversion result. |  |  |  |  |  |  |  |


| AD Conversion Data Lower Register 1/5 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADREG15L (02A2H) | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR11 | ADR10 | $\bigcirc$ | - | $\bigcirc^{-}$ | - | - | ADR1RF |
|  | Read/Write | R |  |  |  |  |  |  | R |
|  | After Reset | Undefined |  |  |  |  |  |  | 0 |
|  | Function | Stores lower 2 bits of AD conversion result |  |  |  |  |  |  | AD <br> Conversion <br> Result flag <br> 1: Conversion <br> result <br> stored |


| AD Conversion Data Upper Register 1/5 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADREG15 (02A3H) | $\mathrm{C}^{\text {- }}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits AD conversion result. |  |  |  |  |  |  |  |

Channel x conversion result


- Bits 5-1 are always read as 1 .
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1 . When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0 .

Figure 3.11.4 AD Converter Related Registers

AD Conversion Result Lower Register 2/6

| ADREG26L (02A4H) | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR21 | ADR20 | $\mathrm{S}^{2}$ | $\mathrm{S}^{2}$ | ${ }^{-}$ | , | - | ADR2RF |
|  | Read/Write |  |  |  |  |  |  |  | R |
|  | After Reset |  |  |  |  |  |  |  | 0 |
|  | Function | Stores lowe conversion | bits of AD ult. |  |  |  |  |  | AD conversion data storage flag <br> 1: Conversion result stored |

AD Conversion Data Upper Register 2/6

|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADREG26H (02A5H) | Bit symbol | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits of AD conversion result. |  |  |  |  |  |  |  |

AD Conversion Data Lower Register 3/7


AD Conversion Result Upper Register 3/7

| $\begin{gathered} \text { ADREG37H } \\ (02 A 7 H) \end{gathered}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR39 | ADR48 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits of AD conversion result. |  |  |  |  |  |  |  |

Channel x conversion result


- Bits 5-1 are always read as 1 .
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1 . When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0 .

Figure 3.11.5 AD Converter Related Registers

### 3.11.2 Description of operation

(1) Analog reference voltage

A high-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1<VREFON > in AD Mode Control Register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait $3 \mu s$ until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to 1.
(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In Analog Input Channel Fixed Mode (ADMODO<SCAN>=0)

Setting ADMOD1<ADCH2 to ADCH0>selects one of the input pins AN 0 to AN7 as the input channel.

- In Analog Input Channel Scan Mode (ADMOD0<SCAN>=1)

Setting ADMOD1<ADCH2 to ADCH0> selects one of the four scan modes.
Table 3.11.1 illustrates analog input channel selection in each operation mode.
On a Reset, ADMODO<SCAN $>$ is set to 0 and ADMOD1<ADCH2 to ADCH0> is initialized to 000. Thus pin ANO is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

Table 3.11.1 Analog input channel selection

| <ADCH2 to 0> | Channel fixed <br> <SCAN $>=0$ | Channel scan <br> <SCAN $>=1$ |
| :---: | :---: | :--- |
| 000 | AN0 | AN0 |
| 001 | AN1 | AN0 $\rightarrow$ AN1 |
| 010 | AN2 | AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 |
| 011 | AN3 | AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3 |
| 100 | AN4 | AN4 |
| 101 | AN5 | AN4 $\rightarrow$ AN5 |
| 110 | AN6 | AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 |
| 111 | AN7 | AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 |

(3) Starting AD Conversion

To start AD conversion, write a 1 to ADM OD0<ADS>in AD M ode Control Register 0 or ADMOD1<ADTRGE> in AD Mode Control Register 1, pull the $\overline{\text { ADTRG }}$ pin input from High to Low. When AD conversion starts, the AD Conversion Busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

Writing a 1 to ADMOD0<ADS> during AD conversion restarts conversion. At that time, to determine whether the AD conversion results have been preserved, check the value of the conversion data storage flag ADRE GxxL<ADRxRF>.

During AD conversion, a falling edge input on the $\overline{\text { ADTRG }}$ pin will be ignored.
(4) AD conversion modes and the AD Conversion End interrupt

The four AD conversion modes are:

- Channel Fixed Single Conversion Mode
- Channel Scan Single Conversion Mode
- Chanel Fixed Repeat Conversion Mode
- Channel Scan Repeat Conversion Mode

The ADMODO<REPET> and ADMODO $<$ SCAN $>$ settings in AD Mode Control Register 0 determine the AD mode setting.

Completion of AD coversion triggers an INTAD AD Conversion End interrupt request. Also, ADMODO<EOCF > will be set to 1 to indicate that $A D$ conversion has been completed.
(1) Channel Fixed Single Conversion M ode

Setting ADMODO<REPET> and ADMODO<SCAN $>$ to 00 selects Conversion Channel Fixed Single Conversion Mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to 1 , ADMODO<ADBF > is cleared to 0 , and an INTAD interrupt request is generated.
(2) Channel Scan Single Conversion Mode

Setting ADMODO<REPET> and ADMODO<SCAN $>$ to 01 selects Conversion Channel Scan Single Conversion Mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1 , ADMODO<ADBF > is cleared to 0 , and an INTAD interrupt request is generated.
(3) Channel Fixed Repeat Conversion Mode

Setting ADMODO<REPET> and ADMODO<SCAN $>$ to 10 selects Conversion Channel Fixed Repeat Conversion Mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMODO<EOCF> is set to 1 and ADMODO<ADBF> is not cleared to 0 but held at 1 . INTAD interrupt request generation timing is determined by the setting of ADMODO 4 TM $0>$.

Setting $\varangle T M 0>$ to 0 generates an interrupt request every time an AD conversion is completed.

Setting $\varangle T M 0>$ to 1 generates an interrupt request on completion of every fourth conversion.
(4) Channel Scan Repeat Conversion Mode

Setting ADMODO<REPET> and ADMODO<SCAN> to 11 selects Conversion Channel Scan Repeat Conversion Mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMODO<EOCF $>$ is set to 1 and an INTAD interrupt request is generated. ADMODO<ADBF > is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (i.e. in cases (3) and (4), write a 0 to ADMODO<REPET>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF > is cleared to 0.

Switching to a halt state (IDLE2 Mode with ADMOD1 $\downarrow 2$ AD> cleared to 0, IDLE 1 Mode or STOP Mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (i.e. in cases (3) and (4)), when the halt is rel eased, conversion restarts from the beginning. In single conversion modes (i.e. in cases (1) and (2)), conversion does not restart when the halt is released (the converter remains stopped).
Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.11.2 Relationship Between AD Conversion Modes and Interrupt Requests

| Mode | Interrupt Request Generation | ADMOD0 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | <ITM0> | <REPEAT> | <SCAN> |
| Channel Fixed Single Conversion Mode | After completion of conversion | X | 0 | 0 |
| Channel Scan Single Conversion Mode | After completion of scan conversion | X | 0 | 1 |
| Channel Fixed Repeat Conversion Mode | Every conversion | 0 | 1 | 0 |
|  | Every forth conversion | 1 |  |  |
| Channel Scan Repeat Conversion Mode | After completion of every scan conversion | X | 1 | 1 |

X: Don't care
(5) AD conversion time

202 states ( $11.22 \mu \mathrm{~S} @ \mathrm{fFPH}=36 \mathrm{MHz}$ ) are required for the AD conversion of one channel.
(6) Storing and reading the results of AD conversion

The AD Conversion Data Upper and Lower Registers (ADREG04H/L to ADREG37H/L) store the results of AD conversion. (ADREG04H/L to ADRG37H/L are read-only registers.)

In Channel Fixed Repeat Conversion Mode, the conversion results are stored successively in registers ADREG04H/L to ADRG37H/L. In other modes the AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.11.3 Correspondence Between Analog Input Channels and AD Conversion Result Registers

| Analog input channel (Port A) | AD Conversion Result Register |  |
| :---: | :---: | :---: |
|  | Conversion modes other than at right | Channel fixed repeat conversion mode (every 4 th conversion) |
| AN0 | ADREG04H/L |  |
| AN4 |  | ADREG04H/L $\downarrow$ |
| AN1 | ADREG15H/L |  |
| AN5 |  | ADREG15H/L |
| AN2 | ADREG26H/L | ADREG26H/L |
| AN6 |  |  |
| AN3 | ADREG37H/L | ADREG37H/L |
| AN7 |  |  |

<ADRxRF > , bit 0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1 . When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0 .

Reading the $A D$ conversion result also clears the AD Conversion End flag ADMODO<EOCF> to 0.

## Setting example:

(1) Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800 H using the AD interrupt (INTAD) processing routine.

(2) This example repeatedly converts the analog input voltages on the three pins ANO, AN1 and AN2, using Channel Scan Repeat Conversion Mode.
$\left[\begin{array}{lllllllllll}\text { INTEOAD } & \leftarrow & \mathrm{X} & 0 & 0 & 0 & - & - & - & - & \text { Disable INTAD. } \\ \text { ADMOD1 } & \leftarrow & 1 & 1 & \mathrm{X} & \mathrm{X} & 0 & 0 & 1 & 0 & \text { Set pins AN0 to AN2 to be the analog input channels. } \\ \text { ADMODO } & \leftarrow \mathrm{X} & \mathrm{X} & 0 & 0 & 0 & 1 & 1 & 1\end{array} \quad \begin{array}{l}\text { Start conversion in Channel Scan Repeat Conversion Mode. }\end{array}\right.$

Note: $\mathrm{X}=$ Don't care; "-" = No change

### 3.12 Watchdog timer (runaway detection timer)

The TMP91C829 features a watchdog timer for detecting runaway.
The watchdog timer (WDT) is used to return the CPU to Normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the Reset pin internally forces a reset.

### 3.12.1 Configuration

Figure 3.12.1 is a block diagram of he watchdog timer (WDT).


Figure 3.12.1 Block diagram of watchdog timer

[^0]The watchdog timer consists of a 22-stage binary counter which uses the system clock (fSYS) as the input clock. The binary counter can output fSYS $/ 2^{15}$, $\mathrm{fSYS} / 2^{17}$, $\mathrm{fSYS} / 829$ and fSYS $/ 2^{21}$. Selecting one of the outputs using WDMOD<WDTP1,WDTP0> generates a Watchdog interrupt and outputs watchdog timer out when an overflow occurs.


Figure 3.12.2 Normal Mode

The runaway detection result can also be connected to the Reset pin internally. In this case, the reset time will be between 22 and 29 states as shown in Figure 3.12.3.


Figure 3.12.3 Reset Mode

### 3.12.2 Control registers

The watchdog timer WDT is control led by two control registers WDMOD and WDCR.
(1) Watchdog Timer Mode Register (WDMOD)
(1) Setting the detection time for the watchdog timer in <WDTP>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a Reset this register is initialized to WDMOD<WDTP1,WDTP0>=00.

The detection times for WDT are shown in Figure 3.12.4.
(2) Watchdog Timer Enable/Disable Control Register <WDTE>

On a Reset WDMOD<WDTE $>$ is initialized to 1, enabling the watchdog timer.
To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the Watchdog Timer Control Register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting $\langle W D T E>$ to 1 .
(3) Watchdog timer out reset connection $<$ RESCR $>$

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD $\angle R E S C R>$ is initialized to 0 on a Reset, a Reset by the watchdog timer will not be performed.
(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

- Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

| WDMOD | $\leftarrow$ | 0 | - | - | - | - | - | - | - | Clear WDMOD<WDTE>to 0. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| WDCR | $\leftarrow$ | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Write the disable code (B1H). |

- Enable control

Set WDMOD<WDTE >to 1.

- Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR }\quad\leftarrow0\begin{array}{llllllllll}{0}&{0}&{0}&{1}&{1}&{1}&{0}&{\mathrm{ Write the clear code (4EH).}}
```



Figure 3.12.4 Watchdog Timer Mode Register


Figure 3.12.5 Watchdog Timer Control Register

### 3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1,WDTP0> has elapsed. The watchdog timer must be zero-cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (i.e. if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-mulfunction program. By connecting the Watchdog Timer Out pin to a peripheral device's reset input, the occurrence of a CPU malfunction can also be relayed to other devices.

## The watch dog timer works immediately after reset.

The watchdog timer does not operate in IDLE1 or STOP Mode, as the binary counter continues counting during bus release (When BUSAK goes Low).
When the device is in IDLE2 Mode, the operation of WDT depends on the WDMOD $\triangleleft 2$ WDT $>$ setting. Ensure that WDMOD $\triangleleft 2 W D T>$ is set before the device enters IDLE2 Mode.
Example: © Clear the binary counter.

$$
\mathrm{WDCR} \quad \leftarrow 0 \begin{array}{lllllllll}
0 & 0 & 0 & 1 & 1 & 1 & 0
\end{array} \quad \text { Write the clear code (4EH). }
$$

(2) Set the watchdog timer detection time to $2^{17}$ / fsys.

```
WDMOD \leftarrow 1 0 1 - - - - -
```

(3) Disable the watchdog timer.


### 3.13 Multi-Vector Control

### 3.13.1 Multi-Vector Controller

(1) Outline

By rewriting the value of multi-vector control resister (MVEC 0 and 1), a vector table is arbitrarily movable.
(2) Control resister

The amount of 228 bytes become an interruption vector area from the value set as vector control resister (MVEC 0 and 1).

Vector control resister composition

| $\begin{aligned} & \text { MVECO } \\ & (00 A E H) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | VEC7 | VEC6 | VEC5 | VEC4 | VEC3 | VEC2 | VEC1 | VECO |
|  | Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Vector Address A15 to A8 |  |  |  |  |  |  |  |


| MVEC1 (00AFH) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | VEC15 | VEC14 | VEC13 | VEC12 | VEC11 | VEC10 | VEC9 | VEC8 |
|  | Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Vector Address A23 to A16 |  |  |  |  |  |  |  |



Note: Write MVEC1,0 after making an interruption prohibition state.

### 3.13.2 Multi-Boot Mode

(1) Outline

The TMP91C829 has multi-boot mode available as an on-board programming operation mode. When in multi-boot mode, the boot ROM is mapped into memory space. This boot ROM is a mask ROM that contains a program to rewrite the flash memory on-board.

Rewriting is accomplished by connecting the TMP91C829's SIO and the programming tool (controller) and then sending commands from the controller to the target board.

The boot program included in the boot ROM only has the function of a loader for transferring program data from an external source into the device's internal RAM.

Rewriting can be performed by UART. From 1000H to 105FH in device's internal RAM is work area of boot program. Don't transfer program data in this work area.

Figure 3.12.1 shows an example of how to connect the programming controller and the target board. (When ROM has 16-bit data bus.)

(2) M ode setting

To execute on-board programming, start the TMP91C829 in multi-boot mode. Settings necessary to start up in multi-boot mode are shown below.


After setting the $\overline{\text { BOOT }}$ pin each to the above conditions and a $\overline{\operatorname{RESET}}$, the TMP91C829 start up in multi-boot mode.
(3) Memory Map

Figure 3.12.2 shows memory maps for multi-chip and multi-boot modes. When start up in multi-boot mode, internal boot ROM is mapped in FFF800H address, the boot program starts up.

When start up in multi-chip mode, internal boot ROM is mapped in 1F800H address, it can be made to operate arbitrarily by the user. Program starting address is 1 F 800 H .


Figure 3.13.2 TMP91C829 Memory Map
(4) SIO interface specifications

The following shows the SIO communication format in multi-boot mode.
Before on-board programming can be executed, the communication format on the programming controller side must also be set up in the same way as for the TMP91C829.

Note that although the default baud rate is 9600 bps, it can be changed to other values as shown in Table 3.13.3.
\(\left.\begin{array}{ll}Serial transfer mode \& : UART(asynchronous communication)mode, <br>

full-duplex communication\end{array}\right]\)| Data length | $: 8$-bits |
| :--- | :--- |
| Parity bit | $:$ None |
| STOP bit | $:$ 1-bit |
| Handshake | $:$ Micro-controller (P83) $\rightarrow$ Programming controller |
| Baud rate(default) | $: 9600$ bps |

(5) SIO data transfer format

Table 3.13.1 through 3.13.6 show supported frequencies, data transfer format, baud rate modification commands, operation commands, version management information, and frequency measurement result with data store location, respectively.

Also refer to the description of boot program operation in the latter pages of this manual as you read these tables.

Table 3.13.1 Supported Frequencies

| 16.000 MHz | 20.000 MHz | 22.579 MHz | 25.000 MHz | 32.000 MHz | 33.868 MHz | 36.000 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 3.13.2 Transfer Format

|  | Number of Bytes Transferred | Transfer Data from Controller to TMP91C829 | Baud Rate | Transfer Data from TMP91C829 to Controller |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { BOOT } \\ & \text { ROM } \end{aligned}$ | 1st byte <br> 2nd byte | Matching data (5AH) | 9600 bps <br> 9600 bps | - (Frequency measurement and baud rate auto set) <br> OK: Echoback data (5AH) <br> NG: Nothing transmitted |
|  | 3rd byte <br> 6th byte | - | 9600 bps | Version management information (See Table 3.13.5) |
|  | 7th byte | - | 9600 bps | Frequency information (See Table 3.13.6) |
|  | 8th byte <br> 9th byte | Baud rate modification command (See Table 3.13.3) $\qquad$ | 9600 bps 9600 bps | OK: Echoback data NG: Error code X 3 |
|  | $\begin{gathered} \text { 10th byte } \\ : \\ \text { n'th }-4 \text { byte } \\ \hline \end{gathered}$ | User program Extended Intel Hex format(binary) | Changed new baud rate | NG: Operation stop by checksum error |
|  | n'th -3 byte | - | Changed new baud rate | OK:SUM(High) <br> (See (6) (iii) Notes on SUM) |
|  | n'th -2 byte | - | Changed new baud rate | OK:SUM(Low) |
|  | n'th -1 byte <br> n'th byte | User program start command (COH) (See Table 3.13.4) $\qquad$ | Changed new baud rate Changed new baud rate | OK: Echoback data (COH) NG: Error code X 3 |
| RAM | - | JUMP to user program start address |  |  |

Error code X 3 means sending an error code three times. Example, when error code is 62H, TMP91C829 sends 62H three times. About error code, see (6)(ii) Error Code.

Table 3.13.3 Baud Rate Modification Command

| Baud Rate (bps) | 9600 | 19200 | 38400 | 57600 | 115200 |
| :---: | :--- | :--- | :--- | :--- | :--- |
| Modification command | 28 H | 18 H | 07 H | 06 H | 03 H |

Table 3.13.4 Operation Command

| Operation command | Operation |
| :--- | :--- |
| COH | Start user program |

Table 3.13.5 Version Management Information

| Version Information | ASCII code |
| :--- | :--- |
| FRM1 | $46 \mathrm{H}, 52 \mathrm{H}, 4 \mathrm{DH}, 31 \mathrm{H}$ |

Table 3.13.6 Frequency Measurement Result Data

| Frequency of Resonator <br> $(\mathrm{MHz})$ | 16.000 | 20.000 | 22.579 | 25.000 | 32.000 | 33.868 | 36.000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1000 H <br> $($ RAM store address $)$ | 00 H | 01 H | 02 H | 03 H | 04 H | 05 H | 06 H |

(6) Description of SIO boot program operation

When you start the TMP91C829 in multi-boot mode, the boot program starts up. The boot program provides the RAM loader function described below.

## RAM loader

The RAM Ioader transfers the data sent from the controller in Extended Intel Hex format into the internal RAM. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. The execution start address is the first address received. This RAM loader function provides the user's own way to control on-board programming.
To execute on-board programming in the user program, you need to use the flash memory command sequence to be connected. (Must be matched to the flash memory addresses in multi-boot mode).
(i) Operational procedure of RAM loader

1. Connect the serial cable. Make sure to perform connection before resetting the microcontroller.
2. Set the BOOT pin to "Boot" and reset the micro-controller.
3. The receive data in the 1st byte is the matching data. When the boot program starts in multi-boot mode, it goes to a state in which it waits for the matching data to receive. Upon receiving the matching data, it automatically adjusts the serial channels' initial baud rate to 9600 bps. The matching data is 5AH.
4. The 2 nd byte is used to echo back 5AH to the controller upon completion of the automatic baud rate setting in the first byte. If the device fails in automatic baud rate setting, it goes to an idle state.
5. The 3rd byte through 6th byte are used to send the version management information of the boot program in ASCII code. The controller should check that the correct version of the boot program is used.
6. The 7th byte is used to send information of the measured frequency.

The controller should check that the frequency of the resonator is measured correctly.
7. The receive data in the 8th byte is the baud rate modification data. The five kinds of baud rate modification data shown in Table 3.13.3 are available. Even when you do not change the baud rate, be sure to send the initial baud rate data ( $28 \mathrm{H} ; 9600$ bps). Baud rate modification becomes effective after the echoback transmission is completed.
8. The 9th byte is used to echo back the received data to the controller when the data received in the 8th byte is one of the baud rate modification data corresponding to the device's operating frequency. Then the baud rate is changed. If the received baud rate data does not correspond to the device's operating frequency, the device goes to an idle state after sending 3 bytes of baud rate modification error code (62H).
9. The receive data in the 10th byte through n'th -4 byte is received as binary data in Extended Intel Hex format. N o received data is echoed back to the controller.
The RAM loader processing routine ignores the recei ved data until it receives the start mark (3AH for ":") in Extended Intel Hex format. Nor does it send error code to the controller. After receiving the start mark, the routine receives a range of data from the data length to checksum and writes the received data to the specified RAM addresses successively.
After receiving one record of data from start mark to checksum, the routine goes to a start mark waiting state again.
If a receive error or checksum error of Extended Hex format occurs, the device goes to an idle state without returning error code to the controller.
Because the RAM loader processing routine executes a SUM calculation routine upon detecting the end record, the controller should be placed in a SUM waiting state after sending the end record to the device.
10. The n'th - 3 byte and the n'th - 2 byte are the SUM value that is sent to the controller in order of upper byte and lower byte. For details on how to calculate the SUM, refer to "Notes on SUM" in the latter page of this manual. The SUM calculation is performed only when no write error, recei ve error, or Extended I ntel Hex format error has been encountered after detecting the end record. Soon after calculation of SUM, the device sends the SUM data to the controller. The controller should determine whether writing to the RAM has terminated normally depending on whether the SUM value is received after sending the end record to the device.
11. After sending the SUM, the device goes to a state waiting for the user program start code. If the SUM value is correct, the controller should send the user program start command to the n'th - 1 byte. The user program start command is COH .
12. The n'th byte is used to echo back the user program start code to the controller. After sending the echoback to the controller, the stack pointer is set to 105 FH and the boot program jumps to the first address that is received as data in Extended Intel Hex format.
13. If the user program start code is wrong or a receive error occurs, the device goes to an idle state after returning three bytes of error code to the controller.
(ii) Error Code

The boot program sends the processing status to the controller using various code. The error code is listed in the table bel ow.

Table 3.13.7 Error Code

| Error Code | Meaning of Error Code |
| :--- | :--- |
| $62 H$ | Baud rate modification error occurred. |
| 64 H | Operation command error occurred. |
| A1H | Framing error in received data occurred. |
| A3H | Overrun error in received data occurred. |

*1: When a receive error occurs when receiving the user program, the device does not send the error code to the controller.
*2: After sending the error code, the device goes to an idle state.
(iii) Notes on SUM

1. Calculation method

SUM consists of byte+byte..... +byte, the sum of which is returned in word as the result. Namely, data is read out in byte and sum of which is calculated, with the result returned in word.

Example:

|  |
| :--- |
| A1H |
| B2H |
| C3H |
| D4H |

If the data to be calculated consists of the four bytes shown to the left, SUM of the data is:

$$
\begin{gathered}
\mathrm{A} 1 \mathrm{H}+\mathrm{B} 2 \mathrm{H}+\mathrm{C} 3 \mathrm{H}+\mathrm{D} 4 \mathrm{H}=02 \mathrm{EAH} \\
\text { SUM }(\mathrm{HIGH})=02 \mathrm{H} \\
\text { SUM }(\mathrm{LOW})=\mathrm{EAH}
\end{gathered}
$$

2. Calculation data

The data from which SUM is calculated is the RAM data from the first address received to the last address received.

The received RAM write data is not the only data to be calculated for SUM. Even when the received addresses are noncontiguous and there are some unwritten areas, data in the entire memory area is calculated. The user program should not contain unwritten gaps.
(iv) Notes on Extended Intel Hex Format (binary)

1. After recei ving the checksum of a record, the device waits for the start mark (3AH for ":") of the next record. Therefore, the device ignores all data received between records during that time unless the data is 3 AH .
2. Make sure that once the controller program has finished sending the checksum of the end record, it does not send anything and waits for two byes of data to be received (upper and lower bytes of SUM). This is because after receiving the checksum of the end record, the boot program calculates the SUM and returns the calculated SUM in two bytes to the controller.
3. It becomes the cause of incorrct operation to write to areas out of device's internal RAM. Therefore, when an extended record is transmitted, be sure to set a paragraph address to 0000 H .
4. Always make sure the first record type is an extended record. Because the initial value of the address pointer is 00 H .
5. Transmit a user program not by the ASCII code but by binary. However, start mark ":" is 3AH (ASCII code).

Example: Transmit data in the case of writing in 16 bytes data from address 1060H

(v) Error When Receiving User Program

If the following errors occur in Extended Intel Hex format when receiving the user program, the device goes to an idle state.

- When the record type is not $00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}$
- When a checksum error occurs
(vi) Error between Frequency Measurement and Baud Rate

The boot program measures the resonator frequency when receiving matching data. If an error is under 3\%, the boot program decides on that frequency. Since there is an overlap between the margin of $3 \%$ for 32.000 MHz and 33.868 MHz , the boundary is set at the intermediate value between the two. The baud rate is set based on the measured frequency. E ach baud rate includes a set error shown in Table 3.13.8. F or example, in the case of 20.000 MHz and 9600 bps , the baud rate is actually set at 9615.38 bps with an error of $0.2 \%$. To establish communication, the sum of the baud rate set error shown in Table 3.13.8 and the frequency error need to be under 3\%.

Table 3.13.8 Set Error of Each Baud Rate (\%)

|  | 9600 bps | 19200 bps | 38400 bps | 57600 bps | 115200 bps |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16.000 MHz | 0.2 | 0.2 | 0.2 | -0.6 | -0.8 |
| 20.000 MHz | 0.2 | 0.2 | 0.2 | -0.2 | 0.9 |
| 22.579 MHz | 0 | 0.7 | 0 | 0 | 0 |
| 25.000 MHz | -0.2 | 0.5 | -0.1 | 0.5 | 0.5 |
| 32.000 MHz | 0.1 | 0.2 | 0.2 | 0 | 0.6 |
| 33.868 MHz | 0.2 | 0.2 | 0.2 | 0 | 0.7 |
| 36.000 MHz | 0.2 | 0.2 | -0.7 | 0.2 | 0.2 |

(7) Ports setup of the boot program

Only ports shown in Table 3.13 .9 are set up in the boot program. At the time of boot program use, be careful of the influence on a user system. Do not use $\overline{\mathrm{CSO}}$ space and P60 in the system which uses the boot program.

Other ports are not setting up, and are the reset state or the state of boot program starting.

Table 3.13.9 Ports setting list

| Ports | Function | Input/Output | High/Low | Notes |
| :--- | :--- | :--- | :---: | :--- |
| P60 | $\overline{\text { cs0 }}$ | Output | - | $\overline{\text { CS0 space is 20000H to 201FFH }}$ |
| P61 | Port | Output | - |  |
| P62 | Port | Output | High |  |
| P63 | Port | Output | - |  |
| P80 | Port | Input | High | Not open drain port. <br> This port becomes TxD0 after matching data reception. |
| P81 | RxD0 | Input | High |  |
| P82 | Port | Input | - |  |
| P83 | Port | Input | Low | This port is set as the output and becomes RTS0 after <br> matching data reception. |
| P84 | Port | Input | - |  |
| P85 | Port | Input | - |  |
| P86 | Port | Input | - |  |
| P87 | Port | Input | - |  |

> —: Un-setting up
(8) Setting Method of Microcontroller Peripherals

Although P83 has the $\overline{\text { RTS0 }}$ function, it is initially in a high impedance state and not set as $\overline{R T S 0}$. To establish serial communication, attach a pull-down resister to P83.

## 4. Electrical Characteristics (tentative)

### 4.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :--- | :---: | :---: |
| Power Supply Voltage (5 V) | HVcc | -0.5 to 5.75 | V |
| Power Supply Voltage (3 V) | LVcc | -0.5 to 4.0 | V |
| Input Voltage | VIN | -0.5 to $\mathrm{Vcc}+0.5$ | V |
| Output Current (per pin) | IOL | 2 | mA |
| Output Current (per pin) | IOH | -2 | mA |
| Output Current (total) | $\mathrm{\Sigma IOL}$ | 80 | mA |
| Output Current (total) | $\Sigma \mathrm{IOH}$ | -80 | mA |
| Power Dissipation (Ta $\left.=85^{\circ} \mathrm{C}\right)$ | PD | 600 | mW |
| Soldering Temperature $(10 \mathrm{~s})$ | TSOLDER | 260 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TSTG | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | TOPR | -20 to 70 | ${ }^{\circ} \mathrm{C}$ |

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

### 4.2 DC Characteristics (1/2)

| Parameter | Symbol | Condition | Min | Typ. (Note) | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage (5V) <br> ( $\mathrm{AVcc}=\mathrm{HVcc}$ ) <br> (AVss = DVss = 0 V ) | HVCC | $\mathrm{fc}=10$ to 36 MHz | 4.75 |  | 5.25 | V |
| Power Supply Voltage (3V) | LVCC | fc $=10$ to 36 MHz | 3.0 |  | 3.6 |  |
| D0 to D7, P10 to P17 <br> (D9 to D15) | HVIL |  |  |  | 0.8 | V |
| The other Ports | VIL1 |  |  |  | 0.3 HVcc |  |
|  | VIL2 |  | -0.3 |  | 0.25 HVcc |  |
| AM0, 1 | VIL3 |  |  |  | 0.3 |  |
| X1 | VIL4 |  |  |  | 0.2 LVcc |  |
| D0 to D7, P10 to P17 (D9 to D15) | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.2 |  | HVcc + 0.3 |  |
| \% ${ }_{\text {O }}^{\text {O }}$ The other Ports | $\mathrm{V}_{1 H 1}$ |  | 0.7 HVcc |  |  |  |
| O RESET , $\overline{\text { NMI }}$ <br> 3 P56 (INT0), P70 (INT1) <br>  P72 (INT2), P73 (INT3) <br> $\vdots$ P75 (INT4), P90 (INT5) | $\mathrm{V}_{\mathrm{H} 2}$ |  | 0.75 HVcc |  |  |  |
| AM0, 1 | $\mathrm{V}_{1+3}$ |  | HVcc-0.3 |  |  |  |
| X1 | $\mathrm{V}_{1 \mathrm{H} 4}$ |  | 0.8 LVcc |  | $\mathrm{LVcc}+0.3$ |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
| Output High Voltage | VOH | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 4.2 |  |  |  |

Note: Typical values are for when $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{HVcc}=5.0 \mathrm{~V} \mathrm{LVcc}=3.3 \mathrm{~V}$ uncles otherwise noted.

DC Characteristics (2/2)

| Parameter | Symbol | Min | Typ. (Note) | Max | Condition | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | ILI |  | 0.02 | $\pm 5$ | $0.0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{HVcc}$ | $\mu \mathrm{A}$ |
| Output Leakage Current | ILO |  | 0.05 | $\pm 10$ | $0.2 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{HVcc}-0.2$ |  |
| Power Down Voltage (@STOP, RAM back-up) | VSTOP | 2.0 |  | 3.6 | $\begin{aligned} & \mathrm{V}_{\mathrm{IL} 2}=0.2 \mathrm{HVcc}, \\ & \mathrm{~V}_{\mathrm{IH} 2}=0.8 \mathrm{HVcc} \end{aligned}$ | V |
| RESET Pull-up Resistor | RRST | 40 |  | 200 | $\mathrm{HVcc}=5 \mathrm{~V} \pm 5 \%$ | k $\Omega$ |
| Pin Capacitance | CIO |  |  | 10 | $\mathrm{Fc}=1 \mathrm{MHz}$ | pF |
| Schmitt Width RESET, $\overline{\text { NMI }, ~ I N T 0 ~}$ | VTH | 0.4 | 1.0 |  |  | V |
| Programmable Pull-up Resistor | RKH | 40 |  | 200 | $\mathrm{HVcc}=5 \mathrm{~V} \pm 5 \%$ | k $\Omega$ |
| NORMAL (Note 2) | Icc |  |  | 40 | $\begin{aligned} & \mathrm{HVcc}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{LVcc}=3.0 \text { to } 3.6 \mathrm{~V} \\ & \mathrm{fc}=36 \mathrm{MHz} \end{aligned}$ | mA |
| IDLE2 |  |  |  | 20 |  |  |
| IDLE1 |  |  |  | 14 |  |  |
| STOP |  |  |  | 100 | $\begin{aligned} & \mathrm{HVcc}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{LVcc}=3.0 \text { to } 3.6 \mathrm{~V} \\ & \mathrm{Ta} \leq 70^{\circ} \mathrm{C} \end{aligned}$ | $\mu \mathrm{A}$ |

Note 1: Typical values are for when $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{HVcc}=5.0 \mathrm{~V} \mathrm{LVcc}=3.3 \mathrm{~V}$ unless otherwise noted.
Note 2: Icc measurement conditions (NORMAL):
All functions are operational; output pins are open and input pins are fixed.

### 4.3 AC Characteristics

(1) $\mathrm{HVcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{LVcc}=3.0$ to 3.6 V

| No. | Parameter | Symbol | Variable |  | $\mathrm{f}_{\mathrm{FPH}}=36 \mathrm{MHz}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | $\mathrm{f}_{\text {FPH }}$ Period ( $=x$ ) | tFPH | 27.6 | 100 | 27.6 |  | ns |
| 2 | A0 to 23 Vaild $\rightarrow \overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Fall | $\mathrm{t}_{\mathrm{AC}}$ | $x-26$ |  | 1.6 |  | ns |
| 3 | $\overline{\mathrm{RD}}$ Rise $\rightarrow \mathrm{A} 0$ to A 23 Hold | tcAR | $0.5 x-13.8$ |  | 0.0 |  | ns |
| 4 | $\overline{\text { WR Rise } \rightarrow \text { A0 to A23 Hold }}$ | tcaw | $x-13$ |  | 14.6 |  | ns |
| 5 | A0 to A23 Valid $\rightarrow$ D0 to D15 Input | $\mathrm{t}_{\mathrm{AD}}$ |  | $3.5 x-40$ |  | 56.6 | ns |
| 6 | $\overline{\mathrm{RD}}$ Fall $\rightarrow$ D0 to D15 Input | trD |  | $2.5 x-34$ |  | 35.0 | ns |
| 7 | $\overline{\mathrm{RD}}$ Low Width | $\mathrm{t}_{\mathrm{RR}}$ | $2.5 x-25$ |  | 44.0 |  | ns |
| 8 | $\overline{\mathrm{RD}}$ Rise $\rightarrow$ D0 to A15 Hold | thR | 0 |  | 0 |  | ns |
| 9 | $\overline{\text { WR Low Width }}$ | tww | $2.0 x-25$ |  | 30.2 |  | ns |
| 10 | D0 to D15 Valid $\rightarrow$ WR Rise | tDW | $1.5 x-35$ |  | 6.4 |  | ns |
| 11 | $\overline{\text { WR }}$ Rise $\rightarrow$ D0 to D15 Hold ${ }^{(1 W A I T}+$ n) | tWD | x-25 |  | 2.6 |  | ns |
| 12 | A0 to A23 Valid $\rightarrow$ WAIT Input ${ }^{(1 W A I T+n)}$ | $t_{\text {AW }}$ |  | $3.5 x-60$ |  | 36.6 | ns |
| 13 | $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Fall $\rightarrow \overline{\text { WAIT }}$ Hold | tcw | $2.5 x+0$ |  | 69.0 |  | ns |
| 14 | A0 to A23 Valid $\rightarrow$ PORT Input | $\mathrm{t}_{\text {APH }}$ |  | $3.5 x-76$ |  | 20.0 | ns |
| 15 | A0 to A23 Valid $\rightarrow$ PORT Hold | $\mathrm{taPH}^{\text {a }}$ | $3.5 x$ |  | 96.6 |  | ns |
| 16 | A0 to A23 Valid $\rightarrow$ PORT Valid | $\mathrm{t}_{\mathrm{APO}}$ |  | $3.5 x+60$ |  | 156.6 | ns |

## AC Measuring Conditions

- Output Level : High = 2.2 V, Low = 0.8 Vcc, CL = 50 pF
- Input Level : High=2.4 V, Low =0.45 V (D0 to D15)
: High 0.8 Vcc / Low 0.2 Vcc (except D0 to D15)
Note: Symbol " $x$ " in the above table means the period of clock "fFPH", it's half period of the system clock "fSYs" for CPU core. The period of fFPH depends on the clock gear setting.
(2) Read Cycle




### 4.4 AD Conversion Characteristics

| parameter | Symbol | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Reference Voltage (+) | VREFH | HV ${ }_{\text {CC }}-0.2 \mathrm{~V}$ | $\mathrm{HV}_{\mathrm{CC}}$ | $\mathrm{HV}_{\mathrm{CC}}$ | V |
| Analog Reference Voltage (-) | VREFL | DV ${ }_{\text {SS }}$ | DV ${ }_{\text {SS }}$ | DVss + 0.2 V |  |
| Analog Input Voltage Range | VAIN | $\mathrm{V}_{\text {REFL }}$ |  | $\mathrm{V}_{\text {REFH }}$ |  |
| Analog Current for Analog Reference Voltage <VREFON> = 1 | $\begin{gathered} \text { IREF } \\ (\text { VREFL }=0 \mathrm{~V}) \end{gathered}$ |  | 0.85 | 1.20 | mA |
| <VREFON> $=0$ |  |  | 0.02 | 5.0 | $\mu \mathrm{A}$ |
| Error <br> (not including quantizing errors) | - |  | $\pm 1.0$ | $\pm 4.0$ | LSB |

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]
Note 2: The value for Icc includes the current which flows through the AVcc pin.

### 4.5 Serial Channel Timing (I/O Internal Mode)

Note: Symbol "x" in the above table means the period of clock "fFPH", it's half period of the system clock "fSYS" for CPU core. The period of $\mathrm{f}_{\mathrm{FPH}}$ depends on the clock gear setting .
(1) SCLK Input Mode

| Parameter | Symbol | Variable |  | $36 \mathrm{MHz}$ <br> (Note) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCLK Period | tscy | 16X |  | 0.44 |  | $\mu \mathrm{s}$ |
| Output Data $\rightarrow$ SCLK Rising/Falling Edge* | toss | tscy/2-4X-85 |  | 25 |  | ns |
| SCLK Rising/Falling Edge* $\rightarrow$ Output Data Hold | tohs | $\mathrm{tscy} / 2+2 \mathrm{X}+0$ |  | 276 |  | ns |
| SCLK Rising/Falling Edge* $\rightarrow$ Input Data Hold | tHSR | $3 \mathrm{X}+10$ |  | 92 |  | ns |
| SCLK Rising/Falling Edge* $\rightarrow$ Valid Data Input | tsRD |  | tscy - 0 |  | 440 | ns |
| Valid Data Input $\rightarrow$ SCLK Rising/Falling Edge* | tris | 0 |  | 0 |  | ns |

$\left.{ }^{*}\right)$ SCLK Rinsing/Falling Edge: The rising edge is used in SCLK Rising Mode. The falling edge is used in SCLK Falling Mode.

Note: at t SCY $=16 \mathrm{X}$
(2) SCLK Output Mode

| Parameter | Symbol | Variable |  | $36 \mathrm{MHz}$ <br> (Note) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| SCLK Period (programable) | tscy | 16X | 8192X | 0.44 |  | us |
| Output Data $\rightarrow$ SCLK Rising/Falling Edge* | toss | tscy/2-40 |  | 180 |  | ns |
| SCLK Rising/Falling Edge* $\rightarrow$ Output Data Hold | tohs | tscy/2-40 |  | 180 |  | ns |
| SCLK Rising/Falling Edge* $\rightarrow$ Input Data Hold | thSR | 0 |  | 0 |  | ns |
| SCLK Rising/Falling Edge* $\rightarrow$ Valid Data Input | tsRD |  | tscy/2-1X-90 |  | 324 | ns |
| Valid Data Input $\rightarrow$ SCLK Rising/Falling Edge* | trds | $1 \mathrm{X}+90$ |  | 117 |  | ns |

${ }^{*}$ ) SCLK Rinsing/Falling Edge: The rising edge is used in SCLK Rising Mode.
The falling edge is used in SCLK Falling Mode.
Note: at $\mathrm{tscy}=16 \mathrm{X}$

4.6 Event Counter (TAOIN, TA4IN, TBOIN0, TBOIN1, TB1IN0, TB1IN1)

| Parameter | Symbol | Variable |  | 36 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Clock Perild | tvCK | $8 \mathrm{X}+100$ |  | 320 |  | ns |
| Clock Low Level Width | tVCKL | $4 \mathrm{X}+40$ |  | 150 |  | ns |
| Clock High Level Width | tvCKH | $4 \mathrm{X}+40$ |  | 150 |  | ns |

Note: Symbol " $x$ " in the above table means the period of clock " fPFH ", it's half period of the system clock "fSYs" for CPU core. The period of $\mathrm{f}_{\mathrm{FPH}}$ depends on the clock gear setting.

### 4.7 Interrupts

Note: Symbol " $x$ " in the above table means the period of clock " fFPH ", it's half period of the system clock "fsys" for CPU core. The period of $\mathrm{f}_{\mathrm{FPH}}$ depends on the clock gear setting .
(1) $\overline{\mathrm{NMI}}$, INT0 to INT5 I nterrupts

| Parameter | Symbol | Variable |  | 36 MHz |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\overline{\text { NMI }, ~ I N T 0 ~ t o ~ I N T 5 ~ L o w ~ l e v e l ~ w i d t h ~}$ | $\mathrm{t}_{\text {INTAL }}$ | $4 \mathrm{X}+40$ |  | 150 |  | ns |
| $\overline{\mathrm{NMI}, ~ I N T 0 ~ t o ~ I N T 5 ~ H i g h ~ l e v e l ~ w i d t h ~}$ | $\mathrm{t}_{\mathrm{INTAH}}$ | $4 \mathrm{X}+40$ |  | 150 |  | ns |

### 4.8 Bus Request/Bus Acknowledge



| Parameter | Symbol | Variable |  | $\mathrm{f}_{\mathrm{FPH}}=36 \mathrm{MHz}$ |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Output Buffer to BUSAK Low | $\mathrm{t}_{\mathrm{ABA}}$ | 0 | 80 | 0 | 80 | ns |
| BUSAK High to output Buffer On | $\mathrm{t}_{\mathrm{BAA}}$ | 0 | 80 | 0 | 80 | ns |

Note 1: Even if the BUSRQ Signal foes Low, the bus will not be released while the WAIT signal is Low. The bus will only be released when $\overline{B U S R Q}$ goes Low while WAIT is High.

Note 2: This line shows only that the output buffer is in the Off state.
It does not indicate that the signal level is fixed.
Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resister during bus release, careful design is necessary, since fixing of the level is delayed.
The internal programmable pull-up/pull-down resistor is switched between the Active and Non-Active states by the internal signal.

## 5. Table of SFRs

(SFR; special function register)
The SFRs include the I/O ports and peripheral control registers allocated to the 4-K byte address space from 000000 H to 000FFFH.
(1) I/O Port
(2) I/O Port Control
(3) Interrupt Control
(4) Chip Select / Wait Control
(5) Clock Gear
(6) 8-bit Timer
(7) 16-bit Timer
(8) UART/Serial Channel
(9) AD Converter
(10) Watchdog Timer
(11) Multi Vector Controllor

Table layout

| Symbol | Name | Address | 7 | 6 | 7 | 1 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | - | 1 | $\longrightarrow$ Bit symbol |
|  |  |  |  |  | ) | I | $\longrightarrow$ Read/Write |
|  |  |  |  |  | - | 1 | $\longrightarrow$ Initial value after Reset |
|  |  |  |  |  | 1 |  | $\longrightarrow$ Remarks |
|  |  |  |  |  |  |  |  |

Note: "Prohibit RMW" in the a table means that you cannot use RMW instructions on these register.
Example: When setting bit0 only of the registerP0CR, the instruction "SET 0, (0002G)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

## Read/Write

R/W; B oth read and write are possible.
R; Only read is possible.
W; Only write is possible.
W*; Both read and write are possible (when this bit is read as1)
Prohibit RMW; Read-Modify-Write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)
Prohibit RMW*; Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 Address map SFRs
[1]PORT

| Address | Name |
| ---: | :--- |
| 0000 H |  |
| 1 H | P 1 |
| 2 H |  |
| 3 H |  |
| 4 H | P 1 CR |
| 5 H |  |
| 6 H | P 2 |
| 7 H |  |
| 8 H |  |
| 9 H | P 2 FC |
| AH |  |
| BH |  |
| CH |  |
| DH | P 5 |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 0010 H | P5CR |
| 1 H | P5FC |
| 2 H | P6 |
| 3 H | P7 |
| 4 H | P6CR |
| 5 H | P6FC |
| 6 H | P7CR |
| 7 H | P7FC |
| 8 H | P8 |
| 9 H | P9 |
| AH | P8CR |
| BH | P8FC |
| CH | P9CR |
| DH | P9FC |
| EH | PA |
| FH |  |


| Address | Name |
| ---: | :---: |
| 0020 H |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[2] INTC

| Address | Name |
| ---: | :--- |
| 0080 H | DMAOV |
| 1 H | DMA1V |
| 2 H | DMA2V |
| 3 H | DMA3V |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | INTCLR |
| 9 H | DMAR |
| AH | DMAB |
| BH |  |
| CH | IIMC0 |
| DH | IIMC1 |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 0090 H | INTEOAD |
| 1 H | INTE12 |
| 2 H | INTE34 |
| 3 H | INTE5 |
| 4 H |  |
| 5 H | INTETA01 |
| 6 H | INTETA23 |
| 7 H | INTETA45 |
| 8 H |  |
| 9 H | INTETB01 |
| AH |  |
| BH | INTETB0V |
| CH | INTES0 |
| DH | INTES1 |
| EH |  |
| FH |  |

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.
[3] CS/WAIT

| Address | Name |
| ---: | :--- |
| 00 COH | B0CS |
| 1 H | B1CS |
| 2 H | B2CS |
| 3 H | B3CS |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H | BEXCS |
| 8 H | MSAR0 |
| 9 H | MAMR0 |
| AH | MSAR1 |
| BH | MAMR1 |
| CH | MSAR2 |
| DH | MAMR2 |
| EH | MSAR3 |
| FH | MAMR3 |

[5] TMRA

| Address | Name |
| ---: | :--- |
| 0100 H | TA01RUN |
| 1H |  |
| 2H | TA0REG |
| 3H | TA1REG |
| 4H | TA01MOD |
| 5H | TA1FFCR |
| 6 H |  |
| 7H |  |
| 8H | TA23RUN |
| 9H |  |
| AH | TA2REG |
| BH | TA3REG |
| CH | TA23MOD |
| DH | TA3FFCR |
| EH |  |
| FH |  |

[4] CGEAR, DFM

| Address | Name |
| ---: | :--- |
| 00 EOH | SYSCR0 |
| 1 H | SYSCR1 |
| 2 H | SYSCR2 |
| 3 H | EMCCR0 |
| 4 H | EMCCR1 |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 0110 H | TA45RUN |
| 1 H |  |
| 2 H | TA4REG |
| 3 H | TA5REG |
| 4 H | TA45MOD |
| 5H | TA5FFCR |
| 6 H |  |
| 7H |  |
| 8H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.
[6] TMRB

| Address | Name |
| ---: | :--- |
| 0180 H | TBORUN |
| 1 H |  |
| 2 H | TB0MOD |
| 3 H | TBOFFCR |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | TB0RGOL |
| 9 H | TB0RGOH |
| AH | TB0RG1L |
| BH | TB0RG1H |
| CH | TB0CPOL |
| DH | TB0CPOH |
| EH | TB0CP1L |
| FH | TB0CP1H |

[7] UART/SIO

| Address | Name |
| ---: | :--- |
| 0200 H | SC0BUF |
| 1 H | SC0CR |
| 2 H | SC0MOD0 |
| 3 H | BR0CR |
| 4 H | BR0ADD |
| 5 H | SC0MOD1 |
| 6 H |  |
| 7 H | SC1BUF |
| 8 H | SC1CR |
| 9 H | SC1MOD0 |
| AH | BR1CR |
| BH | BR1ADD |
| CH | SC1MOD1 |
| DH |  |
| EH |  |
| FH |  |

[8] 10-bit ADC

| Address | Name |
| ---: | :--- |
| 02 AOH | ADREG04L |
| 1 H | ADREG04H |
| 2 H | ADREG15L |
| 3 H | ADREG15H |
| 4 H | ADREG26L |
| 5 H | ADREG26H |
| 6 H | ADREG37L |
| 7 H | ADREG37H |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |


| Address | Name |
| ---: | :---: |
| 02BOH | ADMODO |
| 1 H | ADMOD1 |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access to the unnamed addresses i.e. addresses to which no register has been allocated.
[9] WDT

| Address | Name |
| ---: | :--- |
| 0300 H | WDMOD |
| 1 H | WDCR |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.
(1) $1 / 0$ port

(2) I/O port control (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1CR | PORT1 Control |  | P17C | P16C | P15C | P14C | P13C | P12C | P11C | P10C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: IN 1: OUT |  |  |  |  |  |  |  |
| P2FC | PORT2 <br> Function | O9H(ProhibitRMW) | P27F | P26F | P25F | P24F | P23F | P22F | P21F | P20F |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | 0: Port, 1: Address bus (A23-A16) |  |  |  |  |  |  |  |
| P5CR | PORT5 <br> Control | 10H(ProhibitRMW) | S | P56C | P55C | P54C | P53C | $\bigcirc$ | $\checkmark$ |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 |  |  |  |
|  |  |  | 0: IN 1: OUT |  |  |  |  |  |  |  |
| P5FC | PORT5 <br> Function | 11H <br> (Prohibit <br> RMW) | - | P56F | - ${ }^{\text {a }}$ | P54F | P53F | $\checkmark$ | , | ${ }^{-}$ |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  |  | 0 |  | 0 | 0 |  |  |  |
|  |  |  |  | $\begin{array}{\|l\|} \hline \text { 0: PORT } \\ \text { 1: INTO } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 0: PORT } \\ & \text { 1: BUSAK } \end{aligned}$ | $\begin{aligned} & \text { 0: PORT } \\ & \text { 1: BUSRQ } \end{aligned}$ |  |  |  |
| P6FC | PORT6 <br> Function | 15H <br> (Prohibit <br> RMW) |  | ${ }^{1 / \mathrm{n}}{ }^{-}$ | , | $\mathrm{S}^{\text {- }}$ | P63F | P62F | P61F | P60F |
|  |  |  |  |  |  |  | W |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { 0: PORT } \\ \text { 1: } \overline{\mathrm{CS3}} \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { 0: PORT } \\ & \text { 1: } \overline{\mathrm{CS2}} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 0: } \mathrm{PORT} \\ \text { 1: } \overline{\mathrm{CS} 1} \\ \hline \end{array}$ | $\begin{aligned} & \text { 0: PORT } \\ & \text { 1: } \overline{\mathrm{CSO}} \\ & \hline \end{aligned}$ |
| P7CR | PORT7 <br> Control |  | - | $\bigcirc$ | P75C | P74C | P73C | P72C | P71C | P70C |
|  |  |  |  |  | W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | $0:$ IN 1:OUT |  |  |  |  |  |
| P7FC | PORT7 <br> Function | $17 \mathrm{H}$ <br> (Prohibit RMW) | $\bigcirc$ | P72F2 | P75F | P74F | P73F | P72F1 | P71F | P70F |
|  |  |  |  | W | W | W | W | W | W | W |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | $\begin{array}{\|l\|l\|} \hline \text { 0: PORT } \\ \text { 1: INT2 } \end{array}$ | $\begin{array}{\|l} \hline 0: \text { PORT } \\ \text { 1: INT4 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { 0: PORT } \\ \text { 1: TA5OUT } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0: \text { PORT } \\ \text { 1: INT3 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { 0: PORT } \\ \text { 1: TA3OUT } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0: \text { PORT } \\ \text { 1: TA1OUT } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { 0: PORT } \\ & \text { 1: INT1 } \\ & \hline \end{aligned}$ |
| P8CR | PORT8 <br> Control | 1 AH(ProhibitRMW) | P87C | P86C | P85C | P84C | P83C | P82C | P81C | P80C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $0: \mathrm{IN} \quad 1:$ OUT |  |  |  |  |  |  |  |
| P8FC | PORT8 <br> Function | 1 BH <br> (Prohibit <br> RMW) | P87F | P86F | - | P84F | P83F | P82F | $\bigcirc$ | P80F |
|  |  |  | W | W |  | W | W | W |  | W |
|  |  |  | 0 | 0 |  | 0 | 0 | 0 |  | 0 |
|  |  |  | $\begin{array}{\|l\|l} \hline \text { 0: PORT } \\ \text { 1: STS1 } \end{array}$ | $\begin{aligned} & \text { 0: PORT } \\ & \text { 1: SCLK1 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { 0: PORT } \\ \text { 1: TXD1 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { 0: PORT } \\ \text { 1: STSO } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0: \text { PORT } \\ \text { 1: SCLK0 } \\ \hline \end{array}$ |  | $\begin{aligned} & \hline \text { 0: PORT } \\ & \text { 1: TXDO } \\ & \hline \end{aligned}$ |

I/O Port control (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P9CR | PORT9 <br> Control | $1 \mathrm{CH}$ <br> (Prohibit RMW) | $\bigcirc$ | P96C | P95C | P94C | P93C | $\bigcirc$ | $\bigcirc$ | P90C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 |  |  | 0 |
|  |  |  | 0: IN 1: OUT |  |  |  |  |  |  |  |
| P9FC | PORT9 <br> Function | $1 \mathrm{DH}$ <br> (Prohibit RMW) | $\mathrm{S}^{-}$ | P96F | P95F | $\bigcirc$ | , | , |  | P90F |
|  |  |  |  | W | W |  |  |  |  | W |
|  |  |  |  | 0 | 0 |  |  |  |  | 0 |
|  |  |  |  | $\begin{array}{\|l\|} \hline 0: \text { PORT } \\ \text { 1: TB0OUT1 } \end{array}$ | $\begin{array}{\|l\|} \hline 0: \text { PORT } \\ \text { 1: TB0OUT0 } \\ \hline \end{array}$ |  |  |  |  | $\begin{aligned} & \text { 0: PORT } \\ & \text { 1: TNT5 } \end{aligned}$ |
| PZCR | PORT5 <br> Control | 7EH <br> (Prohibit RMW) |  | $\bigcirc$ | $\xrightarrow{-}$ | $\mathrm{C}^{-}$ | PZ3C | PZ2C |  |  |
|  |  |  |  |  |  |  | W |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 |  |  |
|  |  |  |  |  |  |  | 0: IN | 1: OUT |  |  |
| PZFC | PORT5 <br> Function | 7FH <br> (Prohibit RMW) |  | - | $\checkmark$ | $\bigcirc$ | $\xrightarrow{-1}$ | PZ2F | $\bigcirc$ | $\bigcirc$ |
|  |  |  |  |  |  |  |  | W |  |  |
|  |  |  |  |  |  |  |  | 0 |  |  |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \hline 0: \text { PORT } \\ & \text { 1: } \overline{\text { HWR }} \\ & \hline \end{aligned}$ |  |  |
| ODE | Sirial Open Drain | $2 \mathrm{FH}$ <br> (Prohibit RMW) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ODE81 | $\bigcirc$ | $\bigcirc$ | - | ODE80 |
|  |  |  |  |  |  | W |  |  |  | W |
|  |  |  |  |  |  |  |  |  |  | 0 |
|  |  |  |  |  |  | 1: P81ODE |  |  |  | 1: P80ODE |

(3) Interrupt control (1/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTE0AD | Interrupt Enable 0 \& AD | 90H | INTAD |  |  |  | INTO |  |  |  |
|  |  |  | IADC | IADM2 | IADM1 | IADM0 | I0C | IOM2 | I0M1 | IOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INTAD | Interrpt request level |  |  | 1: INT0 | Interrpt request level |  |  |
| INTE12 | Interrupt <br> Enable $2 / 1$ | 91H | INT2 |  |  |  | INT1 |  |  |  |
|  |  |  | I2C | I2M2 | I2M1 | I2M0 | I1C | I1M2 | I1M1 | 11M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INT2 | Interrupt request level |  |  | 1: INT1 | Interrpt request level |  |  |
| INTE34 | Interrupt <br> Enable <br> 4/3 | 92H | INT4 |  |  |  | INT3 |  |  |  |
|  |  |  | 14C | 14M2 | 14M1 | 14M0 | I3C | I3M2 | I3M1 | I3M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INT4 | Interrupt request level |  |  | 1: INT3 | Interrpt request level |  |  |
| INTE5 | Interrupt Enable 5 | 93H |  |  |  |  | INT5 |  |  |  |
|  |  |  |  |  |  |  | 15C | 15M2 | 15M1 | 15M0 |
|  |  |  |  |  |  |  | R | R/W |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 1: INT5 | Interrpt request level |  |  |
| INTETA01 | Interrupt <br> Enable <br> Timer A <br> 1/0 | 95H | INTTA1 (TMRA1) |  |  |  | INTTA0 (TMRA0) |  |  |  |
|  |  |  | ITA1C | ITA1M2 | ITA1M1 | ITA1M0 | ITA0C | ITA0M2 | ITA0M1 | ITAOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INTTA1 | Interrpt request level |  |  | 1: INTTA0 | Interrpt request level |  |  |
| INTETA23 | Interrupt <br> Enable <br> Timer A <br> 3/2 | 96H | INTTA3 (TMRA3) |  |  |  | INTTA2 (TMRA2) |  |  |  |
|  |  |  | ITA3C | ITA3M2 | ITA3M1 | ITA3M0 | ITA2C | ITA2M2 | ITA2M1 | ITA2M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INTTA3 | Interrpt request level |  |  | 1: INTTA2 | Interrpt request level |  |  |
| INTETA45 | Interrupt <br> Enable <br> Timer A <br> 3/2 | 97H | INTTA5 (TMRA5) |  |  |  | INTTA4 (TMRA4) |  |  |  |
|  |  |  | ITA5C | ITA5M2 | ITA5M1 | ITA5M0 | ITA4C | ITA4M2 | ITA4M1 | ITA4M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INTTA5 | Interrpt request level |  |  | 1: INTTA4 | Interrpt request level |  |  |
| INTETB0 | Interrupt <br> Enable <br> Timer B0 | 99H | INTTB01 (TMRB0) |  |  |  | INTTB00 (TMRB0) |  |  |  |
|  |  |  | ITB01C | ITB01M2 | ITB01M1 | ITB01M0 | ITB00C | ITB00M2 | ITB00M1 | ITB00M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INTTB01 | Interrpt request level |  |  | 1: INTTB00 | Interrpt request level |  |  |
| INTETB0V | Interrupt <br> Enable <br> Timer B0 <br> (over flow) | 9BH |  |  |  |  | INTTBOF0 (TMRB0 over flow) |  |  |  |
|  |  |  |  |  |  |  | ITFOC | ITF0M2 | ITF0M1 | ITFOM0 |
|  |  |  |  |  |  |  | R | R/W |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 1: INTTBOF0 | Interrpt request level |  |  |

Interrupt control (2/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTES0 | Interrupt <br> Enable <br> Serial 0 | 9CH | INTTX0 |  |  |  | INTRX0 |  |  |  |
|  |  |  | ITXOC | ITXOM2 | ITX0M1 | ITXOM0 | IRXOC | IRXOM2 | IRX0M1 | IRXOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: INTTX0 | Interrpt request level |  |  | 1: INTRX0 | Interrpt request level |  |  |
| INTETC-01 | Interrupt <br> Enable <br> TC0/1 | AOH | INTTC1 |  |  |  | INTTC0 |  |  |  |
|  |  |  | ITC1C | ITC1M2 | ITC1M1 | ITC1M0 | ITCOC | ITCOM2 | ITC0M1 | ITCOMO |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETC-23 | Interrupt <br> Enable <br> TC2/3 | A1H | INTTC3 |  |  |  | ITC2M0 |  |  |  |
|  |  |  | ITC3C | ITC3M2 | ITC3M1 | ITC3M0 | ITC2C | ITC2M2 | ITC2M1 | ITC2M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Interrupt control (3/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAOV | DMA 0 <br> Request Vector | 80H | - | ${ }^{2}$ | DMAOV5 | DMAOV4 | DMAOV3 | DMAOV2 | DMA0V1 | DMAOVO |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA0 start vector |  |  |  |  |  |
| DMA1V | DMA 1 <br> Request Vector | 81H | , | , | DMA1V5 | DMA1V4 | DMA1V3 | DMA1V2 | DMA1V1 | DMA1V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA1 start vector |  |  |  |  |  |
| DMA2V | DMA 2 <br> Request Vector | 82H | $\bigcirc$ | $\square^{-}$ | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA2 start vector |  |  |  |  |  |
| DMA3V | DMA 3 <br> Request Vector | 83H | $\bigcirc$ |  | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA3 start vector |  |  |  |  |  |
| INTCLR | Interrupt Clear Control | 88H <br> (Prohibit RMW) | - |  | CLRV5 | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRV0 |
|  |  |  |  |  | W |  |  |  |  |  |
|  |  |  |  |  | - | - | - | - | - | - |
|  |  |  |  |  | Clear interrupt request DMAflag by writing to DMA start vector |  |  |  |  |  |
| DMAR | DMA <br> Software <br> Request <br> Register | 89H | S | , | ${ }^{\text {c }}$ | - | DMAR3 | DMAR2 | DMAR1 | DMAR0 |
|  |  |  |  |  |  |  | R/W | R/W | R/W | R/W |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 1: DMA request in software |  |  |  |
| DMAB | DMA <br> Burst <br> Request <br> Register | 8AH | - | - | - | - | DMAB3 | DMAB2 | DMAB1 | DMAB0 |
|  |  |  |  |  |  |  | R/W | R/W | R/W | R/W |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 1: DMA request on burst mode |  |  |  |
| IIMC0 | Interrupt <br> Input <br> Mode <br> Control 0 | 8CH <br> (Prohibit RMW) | S | I2EDGE | I2LE | I1EDGE | I1LE | IOEDGE | IOLE | NMIREE |
|  |  |  | W | W | W | W | W | W | W | W |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Always <br> Write "0" | INT2 edge <br> 0 : Rising <br> 1: Falling | INT2 <br> 0 : edge <br> 1: level | INT1 edge <br> 0 : Rising <br> 1: Falling | INT1 <br> 0: edge <br> 1: level | INTO edge <br> 0 : Rising <br> 1: Falling | INTO <br> 0 : edge <br> 1: level | 1: Nㅣ operation even on NMI rising Edge |
| IIMC1 | Interrupt <br> Input <br> Mode <br> Control 1 | 8DH | - | I5EDGE | I5LE | I4EDGE | 14LE | I3EDGE | I3LE |  |
|  |  |  | W | W | W | W | W | W | W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
|  |  | (Prohibit RMW) | Always Write "0" | INT5 edge <br> 0: Rising <br> 1: Falling | INT5 <br> 0 : edge <br> 1: level | INT4 <br> edge <br> 0: Rising <br> 1: Falling | INT4 <br> 0: edge <br> 1: level | INT3 <br> edge <br> 0 : Rising <br> 1: Falling | INT3 <br> 0 : edge <br> 1: level |  |

(4) Chip select / Wait control (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0CS | Block 0 <br> CS/WAIT <br> control Register | COH | B0E | ${ }^{-}$ | B00M1 | B00M0 | B0BUS | B0W2 | B0W1 | B0W0 |
|  |  |  | W |  | W | W | W | W | W | W |
|  |  |  | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | (Prohibit RMW) | $\begin{aligned} & \hline 0: \text { DIS } \\ & 1: \text { EN } \end{aligned}$ |  | 00: ROM/SRAM <br> $\left.\begin{array}{l}\text { 01: } \\ \text { 10: } \\ \text { 11: }\end{array}\right\}$ Reserved |  | Data bus Width 0: 16 bit 1: 8 bit | $\begin{array}{ll} \hline 000: \text { 2WAIT } & \\ \text { 001: 1WAIT } & \\ 010: 1+\text { NWAIT } & \text { 1xx: Reserved } \\ 011: \text { 0WAIT } & \\ \hline \end{array}$ |  |  |
| B1CS | Block 1 <br> CS/WAIT <br> control <br> Register | $\mathrm{C} 1 \mathrm{H}$ <br> (prohibit RMW) | B1E | - | B10M1 | B10M0 | B1BUS | B1W2 | B1W1 | B1W0 |
|  |  |  | W |  | W | W | W | W | W | W |
|  |  |  | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & \text { 0: DIS } \\ & \text { 1: EN } \end{aligned}$ |  | 00: ROM/SRAM <br> $\left.\begin{array}{l}\text { 01: } \\ \text { 10: } \\ \text { 11: }\end{array}\right\}$ Reserved |  | Data bus Width 0: 16 bit 1: 8 bit | 000: 2WAIT001: 1WAIT010: 1 + NWAIT 1xx: Reserved011: 0WAIT |  |  |
| B2CS | Block 2 <br> CS/WAIT <br> control <br> Register | $\mathrm{C} 2 \mathrm{H}$ <br> (prohibit RMW) | B2E | B2M | B20M1 | B20M0 | B2BUS | B2W2 | B2W1 | B2W0 |
|  |  |  | W | W | W | W | W | W | W | W |
|  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & \text { 0: DIS } \\ & 1: \text { EN } \end{aligned}$ | $\begin{gathered} \hline 0: 16 \mathrm{M} \\ \text { space } \\ 1: \begin{array}{c} \text { eria } \\ \text { setting } \end{array} \\ \hline \end{gathered}$ | $\left.\begin{array}{l} \text { 00: ROM/SRAM } \\ \text { 01: } \\ \text { 10: } \\ \text { 11: } \end{array}\right\} \text { Reserved }$ |  | Data bus Width 0: 16 bit 1: 8 bit | 000: 2WAIT001: 1WAIT010: 1 + NWAIT $1 x x:$ Reserved011: 0WAIT |  |  |
| B3CS | Block 3 <br> CS/WAIT <br> control <br> Register | $\mathrm{C} 3 \mathrm{H}$ <br> (Prohibit RMW) | B3E | - | B30M1 | B30M0 | B3BUS | B3W2 | B3W1 | B3W0 |
|  |  |  | W |  | W | W | W | W | W | W |
|  |  |  | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & \text { 0: DIS } \\ & \text { 1: EN } \end{aligned}$ |  | 00: ROM/SRAM$\left.\begin{array}{l} \text { 01: } \\ \text { 10: } \\ \text { 11: } \end{array}\right\} \text { Reserved }$ |  | Data bus Width $0: 16$ bit $1: 8$ bit | $\begin{array}{ll} \text { 000: 2WAIT } & \\ \text { 001: 1WAIT } & \\ \text { 010: } 1+\text { NWAIT } & 1 x x: \text { Reserved } \\ 011: \text { OWAIT } & \\ \hline \end{array}$ |  |  |
| BEXCS | External CS/WAIT control Register | $\mathrm{C} 7 \mathrm{H}$ <br> (Prohibit RMW) | $\mathrm{S}^{-}$ | $\mathrm{S}^{-}$ | ${ }^{11}$ | - | BEXBUS | BEXW2 | BEXW1 | BEXW0 |
|  |  |  |  |  |  |  | W | W | W | W |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | Data bus Width $0: 16$ bit $1: 8$ bit | $\begin{aligned} & \text { 000: 2WAIT } \\ & \text { 001: 1WAIT } \\ & \text { 010: } 1 \text { + NWAIT } \\ & 011: \text { OWAIT } \end{aligned}$ | IT 1xx: | served |
| MSAR0 | Memory <br> Start <br> Address <br> Reg0 | $\mathrm{C8H}$ | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Start address A23 to A16 |  |  |  |  |  |  |  |
| MAMR0 | Memory <br> Address <br> Mask Reg0 | $\mathrm{C9H}$ | V20 | V19 | V18 | V17 | V16 | V15 | V14~9 | V8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | CS0 Area size 0: enable to address comparision |  |  |  |  |  |  |  |
| MSAR1 | Memory <br> Start <br> Address <br> Reg1 | CAH | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Stat address A23 to A16 |  |  |  |  |  |  |  |
| MAMR1 | Memory <br> Address <br> Mask Reg1 | CBH | V21 | V20 | V19 | V18 | V17 | V16 | V15~9 | V8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
|  |  |  | CS1area size 0: enable to address comparsion |  |  |  |  |  |  |  |

Chip select /Wait control (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSAR2 | Memory Start <br> Address Reg2 | CCH | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Start address A23 to A16 |  |  |  |  |  |  |  |
| MAMR2 | Memory <br> Address Mask Reg2 | CDH | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | CS2area size 0:enable address comparsion |  |  |  |  |  |  |  |
| MSAR3 | Memory Start Address Reg3 | CEH | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Start address A23 to A16 |  |  |  |  |  |  |  |
| MAMR3 | Memory <br> Address Mask Reg3 | CFH | V22 | V21 | V20 | V19 | V18 | V17 | V16 | V15 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | CS3 area size 0: enable to address comparsion |  |  |  |  |  |  |  |

(5) Clock Gear

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSCR0 | System <br> Clock <br> Control <br> Register 0 | EOH | - | - | - | - | - | WUEF | PRCK1 | PRCK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Always Write 1 | Always <br> Write 0 | Always Write 1 | Always <br> Write 0 | Always <br> Write 0 | Warm-up timer 0 write: Don't care 1 write: start timer <br> 0 read: end warm-up 1 read: not end warm-up | Prscaler clock seleciton <br> 00: ffPH <br> 01: reserved <br> 10: fc/16 <br> 11: reserved |  |
| SYSCR1 | System <br> Clock <br> Control <br> Register 1 | E1H |  |  |  |  | - | GEAR2 | GEAR1 | GEAR0 |
|  |  |  |  |  |  |  | R/W |  |  |  |
|  |  |  |  |  |  |  | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | Always <br> Write 0 | High-frequency gear value selection <br> (fc) <br> 000: fc <br> 001: fc/2 <br> 010: fc/4 <br> 011: fc/8 <br> 100: fc/16 <br> 101: (reserved) <br> 110: (reserved) <br> 111: (reserved) |  |  |
| SYSCR2 | System <br> Clock <br> Control <br> Register 2 | E2H | - | - | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 |  | DRVE |
|  |  |  |  | R/W | R/W | R/W | R/W | R/W |  | R/W |
|  |  |  |  | 0 | 1 | 0 | 1 | 1 |  | 0 |
|  |  |  |  | Always <br> Write 0 | Warming-up time 00: reserved 01: $2^{8} /$ inputt frequency$10: 2^{14}$$11: 2^{16}$ |  | 00: reserved <br> 01: STOP Mode <br> 10: IDLE1 Mode <br> 11: IDLE2 Mode |  |  | 1: Drive the pin in STOP/ IDLE Mode |
| EMCCR0 | EMC <br> Control Register 0 | E3H | PROTECT | - | - | - | - | EXTIN | - | - |
|  |  |  | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | Protection flag $\begin{aligned} & 0: \text { OFF } \\ & 1: \text { ON } \end{aligned}$ | Always write 0 | Always write 1 | Always write 0 | Always wirte 0. | 01: fc is external clock. | Always write 1 | Always write 1 |
| EMCCR1 | EMC <br> Control Register 1 | E4H | Protection is turned OFF by writing 1FH. <br> Protection is turned ON by writing any value other than 1FH. |  |  |  |  |  |  |  |

## Note: EMCCR1

If protection is on, write operations to the following SFRs are not possible.

1. CS/WAIT control

B0CS, B1CS, B2CS, B3CS, BEXCS,
MSAR0, MSAR1, MSAR2, MSAR3,
MAMRO, MAMR1, MAMR2, and MAMR3
2. Clock Gear (only EMCCR1 can be written to) SYSCR0, SYSCR1, SYSCR2 and EMCCR0
(6) 8 -Bit Timer (1/2)
(6-1) TMRA01

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA01RUN | Timer RUN | 100H | TAORDE | - | - | S | I2TA01 | TA01PRUN | TA1RUN | TAORUN |
|  |  |  | R/W |  |  |  | R/W | R/W | R/W | R/W |
|  |  |  | 0 |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  | Double <br> Buffer <br> 0: Disable <br> 1: Enable |  |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | $\begin{aligned} & \text { 8-Bit Timer Run/Stop control } \\ & \text { 0: Stop \& Clear } \\ & \text { 1: Run (count up) } \end{aligned}$ |  |  |
| TAOREG | 8-Bit <br> Timer <br> Register 0 | 102H (Prohibit <br> RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA1REG | 8-Bit <br> Timer <br> Register 1 | $103 \mathrm{H}$ <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA01MOD | 8-Bit <br> Timer <br> Source <br>  <br> MODE | 104H | TA01M1 | TA01M0 | PWM01 | PWM00 | TA1CLK1 | TA1CLK0 | TA0CLK1 | TAOCLKO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 00: 8 -Bit Timer01: 16 -Bit Timer10: 8 -Bit PPG11: 8 -Bit PWM |  | $\begin{aligned} & \text { 00: Reserved } \\ & 01: 2^{6}-1 \text { PWM cycle } \\ & 10: 2^{7}-1 \\ & 11: 2^{8}-1 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 00: TA0TRG } \\ & \text { 01: } \phi T 1 \\ & \text { 10: } \phi T 16 \\ & \text { 11: } \phi T 256 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { 00: TAOIN pin } \\ \text { 01: } \phi T 1 \\ \text { 10: } \phi T 4 \\ \text { 11: } \phi T 16 \\ \hline \end{array}$ |  |
| TA1FFCR | 8-Bit <br> Timer <br> Flip-Flop <br> Control | 105H | $\bigcirc$ | S | $\mathrm{S}^{11: 2^{-1}}$ | S | TAFF1C1 | TAFF1C0 | TAFF1IE | TAFF1IS |
|  |  |  |  |  |  |  | W* |  | R/W |  |
|  |  |  |  |  |  |  | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 00: Invert T <br> 01: Set TA1 <br> 10: Clear T <br> 11: Don't ca | A1FF <br> 1FF <br> A1FF <br> are | 1: TA1FF Invert Enable | 0: TMRAO <br> 1: TMRA1 inversion |

## (6-2) TMRA23

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA23-RUN | Timer RUN | 108H | TA2RDE | - |  | ${ }^{2}$ | I2TA23 | TA23PRUN | TA3RUN | TA2RUN |
|  |  |  | R/W |  |  |  | R/W | R/W | R/W | R/W |
|  |  |  | 0 |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  | Double <br> Buffer <br> 0: Disable <br> 1: Enable |  |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | 8-Bit Timer Run/Stop control <br> 0 : Stop \& Clear <br> 1: Run (count up) |  |  |
| TA2REG | 8-Bit <br> Timer <br> Register 0 | 10AH <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA3REG | 8-Bit <br> Timer <br> Register 1 | 10BH (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| $\left\|\begin{array}{l} \text { TA23-MO } \\ \mathrm{D} \end{array}\right\|$ | 8-Bit <br> Timer <br> Source <br>  <br> MODE | 10CH | TA23M1 | TA23M0 | PWM21 | PWM20 | TA3CLK1 | TA3CLK0 | TA2CLK1 | TA2CLK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 00: 8-Bit Timer <br> 01: 16-Bit Timer <br> 10: 8-Bit PPG <br> 11: 8-Bit PWM |  | 00: Reserved <br> 01: $2^{6}-1$ PWM cycle $10: 2^{7}-1$ <br> 11: $2^{8}-1$ |  | $\begin{array}{\|l\|} \hline \text { 00: TA2TRG } \\ \text { 01: } \phi T 1 \\ \text { 10: } \phi T 16 \\ \text { 11: } \phi T 256 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 00: \text { Reserved } \\ \text { 01: } \phi \top 1 \\ \text { 10: } \phi \top 4 \\ 11: \phi \top 16 \\ \hline \end{array}$ |  |
| TA3FFCR | 8-Bit <br> Timer <br> Flip-Flop <br> Control | 10DH | ( | - | $\bigcirc$ |  | TAFF3C1 | TAFF3C0 | TAFF3IE | TAFF3IS |
|  |  |  |  |  |  |  | W* |  | R/W |  |
|  |  |  |  |  |  |  | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 00: Invert T <br> 01: Set TA <br> 10: Clear T <br> 11: Don't c | $\begin{aligned} & \text { A3FF } \\ & \text { 3FF } \\ & \text { A1FF } \\ & \text { are } \end{aligned}$ | 1: TA3FF Invert <br> Enable | 0: TMRA2 <br> 1: TMRA3 inversion |

8-bit Timer (2/2)
(6-3) TMRA45

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA45- <br> RUN | Timer RUN | 110 H | TA4RDE |  | - | ${ }^{-}$ | I2TA45 | TA45PRUN | TA5RUN | TA4RUN |
|  |  |  | R/W |  |  |  | R/W | R/W | R/W | R/W |
|  |  |  | 0 |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  | Double Buffer 0: Disable 1: Enable |  |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | 8 bit Timer Run/Stop Control <br> 0: Stop \& Clear <br> 1: Run (Count up) |  |  |
| TA4REG | 8-Bit <br> Timer <br> Register 0 | $112 \mathrm{H}$ <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA5REG | $\begin{array}{\|l} \hline \text { 8-Bit } \\ \text { Timer } \\ \text { Register } 1 \\ \hline \end{array}$ | $113 \mathrm{H}$ <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TA45- } \\ & \text { MOD } \end{aligned}$ | 8-Bit <br> Timer <br> Source <br>  <br> MODE | 114 H | TA45M1 | TA45M0 | PWM41 | PWM40 | TA5CLK1 | TA5CLK0 | TA4CLK1 | TA4CLK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 00: 8-Bit Timer 01: 16-Bit Timer 10: 8-Bit PPG 11: 8-Bit PWM |  | 00: Reserved <br> 01: $2^{6}-1$ PWM cycle $10: 2^{7}-1$ $11: 2^{8}-1$ |  | $\begin{aligned} & \text { 00: TA4TRG } \\ & \text { 01: } \phi \text { T1 } \\ & \text { 10: } \phi \text { T16 } \\ & \text { 11: } \phi \text { T256 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { 00: TA4IN pin } \\ & \text { 01: } \phi \text { T1 } \\ & \text { 10: } \phi \text { T4 } \\ & \text { 11: } \phi \text { T16 } \end{aligned}$ |  |
| TA5FFCR | 8-Bit <br> Timer <br> Flip-Flop <br> Control | 115H | - | > | - | $\bigcirc$ | TAFF5C1 | TAFF5C0 | TAFF5IE | TAFF5IS |
|  |  |  |  |  |  |  | W* |  | R/W |  |
|  |  |  |  |  |  |  | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | $\begin{aligned} & \text { 00: Invert Th } \\ & \text { 01: SET TA! } \\ & \text { 10: Clear TA } \\ & \text { 11: Don't ca } \end{aligned}$ | A5FF <br> 5FF <br> A5FF <br> re | 1: TA5FF <br> Invert <br> Enable | $\begin{gathered} \text { 0: Timer4 } \\ \text { 1: Timer5 } \\ \quad \text { inversion } \end{gathered}$ |

(7) 16-Bit Timer (1/2)
(7-1) TMRBO

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBORUN | Timer Control | 180H | TBORDE | - |  |  | I2TB0 | TBOPRUN |  | TBORUN |
|  |  |  | R/W | R/W |  |  | R/W | R/W |  | R/W |
|  |  |  | 0 | 0 |  |  | 0 | 0 |  | 0 |
|  |  |  | Double Buffer <br> 0 : Disable <br> 1: Enable | Always write 0. |  |  | $\begin{array}{\|l\|} \hline \text { IDLE2 } \\ \text { 0: Stop } \\ \text { 1: Operate } \end{array}$ | 16 Bit Timer Run/Stop control 0: Stop\&Clear <br> 1: Run (count up) |  |  |
| TB0-MOD | 16-Bit <br> Timer <br> Source CLK <br> \& MODE | 182H | TB0CT1 | TB0ET1 | TB0CPOI | TB0CPM1 | TB0CPM0 | TBOCLE | TB0CLK1 | TB0CLK0 |
|  |  |  | R/W |  | W* | R/W |  |  |  |  |
|  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | TB0FF1 INV TRG0: TRG Disable1: TRG Enable |  | 0: Soft capture <br> 1: Don't care | Capture Timing(TBOINO, TBOIN1)00: disable$01: \uparrow, \uparrow$$10: \uparrow, \downarrow$$11: \uparrow, \downarrow$ (TA1OUT) |  | $\begin{array}{\|l\|} \hline \text { 1: UC0 } \\ \text { Clear } \\ \text { Enable } \end{array}$ | $\begin{array}{\|l\|} \hline \text { Source Clock } \\ \text { 00: TBOINO pin } \\ \text { 01: } \phi T 1 \\ \text { 10: } \phi \text { T4 } \\ \text { 11: } \phi T 16 \\ \hline \end{array}$ |  |
| TB0FFCR | 16-Bit <br> Timer <br> Flip-Flop <br> Control | 183H | TB0FF1C1 | TB0FF1C0 | TB0C1T1 | TBOC0T1 | TB0E1T1 | TB0E0T1 | TB0FF0C1 | TBOFFOC0 |
|  |  |  | W* |  | R/W |  |  |  | $\mathrm{W}^{*}$ |  |
|  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{array}{\|l\|} \hline 00: \text { Invert TB0FF1 } \\ \text { 01: Set } \\ \text { 10: Clear } \\ \text { 11: Don't care } \\ \hline \end{array}$ |  |  | $\begin{aligned} & \text { TBOFFO Invert Trigger } \\ & \text { 0: trigger Disable } \\ & \text { 1: trigger Enable } \end{aligned}$ |  |  | 00: Invert TBOFF001: Set10: Clear11: Don't care |  |
| TBORGOL | 16-Bit Timer Register 0L | $\begin{array}{\|c\|} \hline 188 \mathrm{H} \\ (\text { Prohibit } \\ \text { RMW }) \end{array}$ | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TBORGOH | 16-Bit <br> Timer <br> Register 0H | $\begin{array}{\|c\|} \hline \text { 189H } \\ \text { (Prohibit } \\ \text { RMW) } \end{array}$ | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0RG1L | 16-Bit Timer Register 1L | 18AH (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0RG1H | 16-BitTimerRegister 1H | $\begin{array}{\|c\|} \hline \text { 18BH } \\ \text { (Prohibit } \\ \text { RMW) } \end{array}$ | $\square-$ |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TBOCPOL | $\left\|\begin{array}{l\|} \text { Capture } \\ \text { Register OL } \end{array}\right\|$ | 18CH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TBOCPOH | $\left\|\begin{array}{l\|} \text { Capture } \\ \text { Register } \mathrm{OH} \end{array}\right\|$ | 18DH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0CP1L | Capture Register 1L | 18EH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0CP1H | Capture <br> Register 1H | 18FH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |

(8) UART/Serial Channel
(8-1) UART/SIO Channel 0

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCOBUF | Serial Channel 0 Buffer | 200 H | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RBO/TB0 |
|  |  |  | R (receiving)/W (transmission) |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| SCOCR | Serial <br> Channel 0 <br> Control | 201H | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
|  |  |  | R | R/W |  | R (cleared to 0 by reading) |  |  | R/W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Receiving data bit 8 | Parity <br> 0 Odd <br> 1: Even | 1: Parity Enable | 1: Error |  |  | $\begin{aligned} & 0: \text { SCLKO§ } \\ & \text { 1:SCLKO } \end{aligned}$ | 1: Input SCLK0 pin |
|  |  |  |  |  |  | Over run | Parity | Framing |  |  |
| $\begin{aligned} & \text { SCO- } \\ & \text { MODO } \end{aligned}$ | Serial <br> Channel 0 <br> Mode0 | 202H | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Transmissi on data bit 8 | 1: CTS Enable | 1: Receive Enable | 1: <br> Wake-u <br> p <br> Enable | 00: I/O Interface <br> 01: UART 7-Bit <br> 10: UART 8-Bit <br> 11: UART 9-Bit |  | 00: TAOTRG <br> 01: baud rate generator <br> 10: internal clock fsys <br> 11: external clock SCLKO |  |
| BROCR | Baud Rate Control | 203H | - | BROADD | BR0CK1 | BROCKO | BROS3 | BROS2 | BROS1 | BROSO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |
|  |  |  | Always write 0. | 1: (16-K) /16 <br> divided <br> Enable | $\begin{aligned} & \hline 00: \phi T 0 \\ & \text { 01: } \text { фT2 } \\ & \text { 10: } \phi T 8 \\ & \text { 11: } \text { фT32 } \\ & \hline \end{aligned}$ |  | Set the frequency divisor N . 0 to F |  |  |  |
| BRO-AD | Serial <br> Channel 0 <br> K setting <br> Reg | 204H | - | $\bigcirc$ | - |  | BROK3 | BROK2 | BR0K1 | BROKO |
|  |  |  |  |  |  |  | R/W |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | Baud Rate0 K <br> 1 to F |  |  |  |
|  | Serial <br> Channel 0 <br> Mode1 | 205H | $\begin{aligned} & \text { I2SO } \\ & \text { R/W } \end{aligned}$ | $\begin{aligned} & \text { FDPX0 } \\ & \text { R/W } \end{aligned}$ |  |  |  |  |  | $\frac{\text { STSENO }}{\mathrm{W}}$ |
|  |  |  | 0 | 0 |  |  |  |  |  | 1 |
|  |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | I/O interface <br> 1: Full <br> Duplex <br> 0 : Half <br> Duplex |  |  |  |  |  | $\begin{aligned} & \text { STSO } \\ & \text { 1: Output } \\ & \text { 0: Stop } \end{aligned}$ |

(8-2) UART/SIO Channel 1

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC1BUF | Serial <br> Channel 1 <br> Buffer | 208H | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RBO/TB0 |
|  |  |  | R (receiving)/W (transmission) |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| SC1CR | Serial <br> Channel 1 <br> Control | 209 H | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
|  |  |  | R | R/W |  | R (cleared to 0 by reading) |  |  | R/W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Receiving data bit 8 | Parity | 1: Parity | 1: Error |  |  | $\begin{aligned} & 0: \text { SCLKO } \uparrow \\ & 1: \text { SCLKO } \downarrow \end{aligned}$ | $\begin{array}{\|l\|} \text { 1: Input } \\ \text { SCLK0 pin } \end{array}$ |
|  |  |  |  | 1: Even | Enable | Over run | Parity | Framing |  |  |
| $\begin{aligned} & \text { SC1- } \\ & \text { MODO } \end{aligned}$ | Serial <br> Channel 1 <br> Mode0 | 20AH | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Transmissi on data bit 8 | $\begin{aligned} & \text { 1: CTS } \\ & \quad \text { Enable } \end{aligned}$ | 1: Receive Enable | 1: <br> Wake-u <br> p <br> Enable | 00: I/O Interface 01: UART 7-Bit 10: UART 8-Bit 11: UART 9-Bit |  | 00: TA0TRG <br> 01: baud rate generator <br> 10: internal clock f fYs <br> 11: external clock SCLKO |  |
| BR1CR | Baud Rate Control | 20BH | - | BR1ADD | BR1CK1 | BR1CK0 | BR1S3 | BR1S2 | BR1S1 | BR1S0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |
|  |  |  | Always write 0. | $\begin{array}{\|c\|} \hline 1:(16-\mathrm{K}) / 16 \\ \text { divided } \\ \text { Enable } \end{array}$ | $\begin{aligned} & \text { 00: } \text { фT0 } \\ & \text { 01: } \text { фT2 } \\ & \text { 10: фT8 } \\ & \text { 11: } \phi T 32 \\ & \hline \end{aligned}$ |  | Set the frequency divisor N . 0 to F |  |  |  |
| \|BR1-AD | Serial <br> Channel 1 <br> K setting Reg | 20 CH | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\xrightarrow{ }$ | BR1K3 | BR1K2 | BR1K1 | BR1K0 |
|  |  |  |  |  |  |  | R/W |  |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | Baud Rate0 K <br> 1 to F |  |  |  |
| SC1-MO | Serial <br> Channel 1 <br> Mode1 | 20DH | $\begin{aligned} & \text { I2S1 } \\ & \text { R/W } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { FDPX1 } \\ & \text { R/W } \end{aligned}$ |  |  |  |  |  | $\begin{gathered} \hline \text { STSEN1 } \\ \hline \mathrm{W} \\ \hline \end{gathered}$ |
|  |  |  | 0 | 0 |  |  |  |  |  | 1 |
|  |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | I/O interface <br> 1: Full <br> Duplex <br> 0: Half <br> Duplex |  |  |  |  |  | STS1 <br> 1: Output <br> 0: Stop |

(9) AD Converter

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADMOD 0 | AD <br> MODE <br> Reg0 | 2 BOH | EOCF | ADBF | - | ITM1 | ITM0 | REPEAT | SCAN | ADS |
|  |  |  | R |  | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: End | 1: busy | Always write 0 | Interrupt in Repeat Mode |  | 1: Repeat | 1: Scan | 1: Start |
| ADMOD 1 | AD <br> MODE <br> Reg1 | $2 \mathrm{B1H}$ | VREFON | I2AD | $\xrightarrow{-}$ | $\xrightarrow{ }$ | ADTRGE | ADCH2 | ADCH1 | ADCH0 |
|  |  |  | R/W | R/W |  |  | R/W | R/W |  |  |
|  |  |  | 0 | 0 |  |  | 0 | 0 | 0 | 0 |
|  |  |  | 1: VREF On | IDLE2 <br> 0: Abort <br> 1: Operate |  |  | 1: Enable for external start | Input channel000: AN0 AN0001: AN1 ANO $\rightarrow$ AN1010: AN2 AN0 $\rightarrow$ AN1 $\rightarrow$ AN2011: AN3 AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3100: AN4 AN4101: AN5 AN4 $\rightarrow$ AN5110: AN6 AN4 $\rightarrow$ AN5 $\rightarrow$ AN6111: AN7 AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 |  |  |
| ADMOD 2 | AD <br> MODE <br> Reg2 | $2 \mathrm{B2H}$ | ADM27 | ADM26 | ADM25 | ADM24 | ADM23 | ADM22 | ADM21 | ADM20 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
|  |  |  | Please Write "1E" |  |  |  |  |  |  |  |
| ADMOD 3 | AD <br> MODE <br> Reg3 | 2B3H | ADM37 | ADM36 | ADM35 | ADM34 | ADM33 | ADM32 | ADM31 | ADM30 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
|  |  |  | Please Write "CF" |  |  |  |  |  |  |  |
| AD REG04L | AD Result Reg 0/4 low $\qquad$ | 2 AOH | ADR01 | ADR00 | $\bigcirc$ | Pres | $\bigcirc$ |  |  | ADRORF |
|  |  |  | R |  |  |  |  |  |  | R |
|  |  |  | Undefined |  |  |  |  |  |  | 0 |
| AD REG04H | AD Result <br> Reg 0/4 <br> high | 2 A 1 H | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| AD REG15L | AD Result Reg 1/5 ow | 2 A 2 H | ADR11 | ADR10 | - | , |  | - | - | ADR1RF |
|  |  |  | R |  |  |  |  |  |  | R |
|  |  |  | Undefined |  |  |  |  |  |  | 0 |
| AD REG15H | AD Result Reg 1/5 high | 2A3H | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| AD REG26L | $\begin{aligned} & \text { AD Result } \\ & \text { Reg 2/6 } \\ & \text { low } \end{aligned}$ | 2 A 4 H | ADR21 | ADR20 | S | - | S | $\bigcirc$ | , | ADR2RF |
|  |  |  | R |  |  |  |  |  |  | R |
|  |  |  | Undefined |  |  |  |  |  |  | 0 |
| AD REG26H | $\begin{array}{\|l} \text { AD Result } \\ \text { Reg 2/6 } \\ \text { high } \\ \hline \end{array}$ | 2 A 5 H | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| AD REG37L | AD Result Reg 3/7 low | 2A6H | ADR31 | ADR30 | - | - | - | - | - | ADR3RF |
|  |  |  | R |  |  |  |  |  |  | R |
|  |  |  | Undefined |  |  |  |  |  |  | 0 |
| AD <br> REG37H | AD Result Reg 3/7 high | 2A7H | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |

(10) Watchdog Timer

(11) Multi Vector Controllor

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MVECO | MULI <br> VECTA <br> Control | OOAEH | VEC7 | VEC6 | VEC5 | VEC4 | VEC3 | VEC2 | VEC1 | VECO |
|  |  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Vector Address A15 to A8 |  |  |  |  |  |  |  |


| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MVEC1 | MULI <br> VECTA <br> Control | 00AFH | VEC15 | VEC14 | VEC13 | VEC12 | VEC11 | VEC10 | VEC9 | VEC8 |
|  |  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Vector Address A23 to A16 |  |  |  |  |  |  |  |

Notes
Write MVEC1,0 after making an interruption prohibition state.

## 6. Port Section Equivalent Circuit Diagrams

- Reading the Circuit Diagrams

The gate symbols used are essentially the same as those used for the standard CMOS Iogic IC [74HCXX] Series.

The dedicated signal is described below.
STOP: This signal becomes Active (1) when the Halt M ode setting Register is set to STOP Mode (i.e. when SYSCR2 4 HALTM $1,0>=0,1$ ) and the CPU executes the HALT instruction. When the Drive Enable bit SYSCR2 $\measuredangle$ DRVE $>$ is set to 1 , however, STOP will remains at 0.

- The input protection resistances ranges from several tens of ohms to several hundreds of ohms.
- D0 to D7, P10 to P17, P20 to P27, A0 to A15, P71, P74, P90, P93 to P96


■ $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{P} 60$ to P 63


■ P53 to P55, P80 to P87, PZ2, PZ3


- $\mathrm{PA}(\mathrm{AN} 0$ to AN 7$)$

- P56 (INT0), P70(INT1), P72(INT2),P73(INT3),P75(INT4),P90(INT5)

- $\quad \mathrm{P} 80$ (TXD0)


■ $\overline{\mathrm{NMI}}$


- AM 0 to AM 1

- $\overline{\text { RESET }}$

- X 1 and X 2

- VREFH and VREFL



## 7. Points to Note and Restrictions

(1) Notation
a) The notation for built-in / I/O registers is as follows register symbol <bit symbol> e.g.) TA01RUN $<T A 0 R U N>$ denotes bit TA0RUN of register TA01RUN.
b) Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1) SET 3, (TA01RUN) $\cdots$ Set bit 3 of TA01RUN.
Example 2) INC $\quad 1,(100 \mathrm{H}) \cdots$ Increment the data at 100 H .

- Examples of read-modify-write instructions on the TLCS-900

Exchange instruction
EX (mem), R
Arithmetic operations
ADD (mem), R/\# ADC (mem), R/\#
SUB (mem), R/\# SBC (mem), R/\#
INC \#3, (mem) DEC \#3, (mem)

Logic operations
AND (mem), R/\# OR (mem), R/\#
XOR (mem), R/\#

Bit manipulation operations
STCF \#3/A, (mem) RES \#3, (mem)

SET \#3, (mem) CHG \#3, (mem)
TSET \#3, (mem)
Rotate and shift operations

| RLC | (mem) | RRC | (mem) |
| :--- | :--- | :--- | :--- |
| RL | (mem) | RR | (mem) |
| SLA | (mem) | SRA | (mem) |
| SLL | (mem) | SRL | (mem) |
| RLD | (mem) | RRD | (mem) |

c) fc, fFPH, fSYS and one state

The clock frequency input on ins X1 and 2 is called fosch. The clock selected by DF MCRO <ACT1~ACT0> is called fc.

The clock selected by SYSCR1 <SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYs.

One cycle of fSYs is referred to as one state.
(2) Points to note
a) AMO and AM1 pins

Fix these pins to Vcc unless changing voltage.
b) EMU0and EMU1

Open pins.
c) Reserved address areas

The TM P91C829 noes not have any reserved areas.
d) Halt mode (IDLE 1)

When IDLE1 Mode is used (in which oscillator operation only occurs), set RTCCR $\langle R T C R U N>$ to 0 stop the timer for the real-time clock before the HALT instructions is executed.
e) Warm-up counter

The warm-up counter operates when STOP Mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.
f) Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g. P3) are used to turn the pull-up/-down resistors ON/OFF. Consequently read-Modify-write instructions are prohibited.
g) Bus releasing function

Please refer to the Note about bus release in Section 3.5, Functions of Ports. The pin state is written when the bus is released.
h) Watchdog timer

The watchdog timer starts operation immediately after a Reset is released. When the watchdog timer is not to be used, disable it.
i) WatchDog timer

When the bus is released, neither internal memory nor internal I/O can be accessed. However, the internal I/O continues to operate. Hence the watchdog timer continues to run. Therefore be careful about the bus releasing time and set the detection timer of watchdog timer.
j) AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP Mode is used, disable the resistor using the program before the HALT instruction is executed.
k) CPU (micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g. the Transfer SourceAddress Register (DMASn)).
I) Undefined SFR

The value of an undefined bit in an SFR is undefined when read.
m) POP SR instruction

Please execute the POP SR instruction during DI condition.


[^0]:    Note: The watchdog timer cannot operate by disturbance noise in some case.
    Take care when design the device.

