

512K x 36, 1M x 18 2.5V Synchronous ZBT™ SRAMs 2.5V I/O, Burst Counter Pipelined Outputs

IDT71T75602 IDT71T75802

Features

- 512K x 36, 1M x 18 memory configurations
- Supports high performance system speed 225 MHz (3.0 ns Clock-to-Data Access)
- ◆ ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 2.5V power supply (±5%)
- 2.5V I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

Description

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT^{TM} , or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71T75602/802 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable $\overline{\text{CEN}}$ pin allows operation of the IDT71T75602/802 to be suspended as long as necessary. All synchronous inputs are ignored when $(\overline{\text{CEN}})$ is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated.

Pin Description Summary

A0-A19	Address Inputs	Input	Synchronous
CE₁, CE₂, CE₂	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	N/A
TDI	Test Data Input	Input	N/A
TCK	Test Clock	Input	N/A
TDO	Test Data Input	Output	N/A
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5313 tbl 01

APRIL 2004

©2004 Integrated Device Technology, Inc. DSC-5313/08

Description (cont.)

However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write is initiated.

The IDT71T75602/802 have an on-chip burst counter. In the burst mode, the IDT71T75602/802 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and

interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71T75602/802 SRAMs utilize IDT's latest high-performance 2.5V CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Definitions⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A 0- A 19	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/\overline{LD} low, \overline{CEN} low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	$ ADV/\overline{\mathbb{D}} \text{ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{\mathbb{LD}} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{\mathbb{LD}} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{\mathbb{LD}} is sampled high.$
R/W	Read / Write	I	N/A	$R\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW ₁ -BW ₄	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (when $R\overline{W}$ and ADV/\overline{LD} are sampled low) the appropriate byte write signal $(\overline{BW_1}\cdot\overline{BW_4})$ must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW_1}\cdot\overline{BW_4}$ can all be tied low if always doing write to the entire 36-bit word.
CE₁, CE₂	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE ₂ to enable the IDT71T75602/802 (\overline{CE}_1 or \overline{CE}_2 sampled high or CE ₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT TM has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$.
CLK	Clock	I	N/A	This is the clock input to the IDT71T75602/802. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
ĪBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71T75602/802. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
TMS	Test Mode Select	1	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75602/802 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
Vdd	Power Supply	N/A	N/A	2.5V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:

 $1. \ \ All \ synchronous \ inputs \ must \ meet \ specified \ setup \ and \ hold \ times \ with \ respect \ to \ CLK.$

5313 tbl 02

Functional Block Diagram



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
VDD	Core Supply Voltage	2.375	2.5	2.625	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Ground	0	0	0	٧
V⊪	Input High Voltage - Inputs	1.7	_	V _{DD} +0.3	٧
V⊪	Input High Voltage - I/O	1.7	_	VDDQ+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.7	V

5313 tbl 03

1. V_{IL} (min.) = -0.8V for pulse width less than tcyc/2, once per cycle.

Recommended Operating Temperature and Supply Voltage


Grade	ade Ambient Temperature ⁽¹⁾		VDD	VDDQ
Commercial	0° C to +70° C	OV	2.5V ± 5%	2.5V ± 5%
Industrial	-40° C to +85° C	OV	2.5V ± 5%	2.5V ± 5%

NOTE:

1. During production testing, the case temperature equals the ambient temperature.

5313 tbl 05


Pin Configuration — 512K x 36



Top View 100 TQFP

- 1. Pins 14, 16, and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pins 38, 39 and 43 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to VDD or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 3. Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

Pin Configuration — 1Mx 18



Top View 100 TQFP

NOTES:

- Pins 14, 16, and 66 do not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- 2. Pins 38, 39 and 43 will be pulled internally to Vob if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. Pins 38, 39 and 43 could be tied to Vob or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device.

100-Pin TQFP Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

5313 tbl 07

119 BGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5313 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings(1)

	10100 11100711111		.90	
Symbol	Rating	Commercial	Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	-0.5 to +3.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	-0.5 to V _{DD} +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Operating Ambient Temperature	0 to +70	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	-55 to +125	°C
Рт	Power Dissipation	2.0	2.0	W
ЮИТ	DC Output Current	50	50	mA

5313 thl 06

NOTES

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. During production testing, the case temperature equals Ta.

165 fBGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	er ⁽¹⁾ Conditions		Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5313 tbl 07b

Pin Configuration — 512K X 36, 119 BGA (1,2) Top View

•	7-7-	2	3 -	- 4	<u> </u>	6	7
Α	VDDQ	A_6	A_4	A ₁₈	A ₈	A ₁₆	VDDQ
В	NC	CE ₂	A_3	ADV/\overline{LD}	A_9	ŪĒ₂	NC
С	NC	A ₇	A ₂	VDD	A ₁₂	A ₁₅	NC
D	I/O ₁₆	I/O _{P3}	Vss	NC	Vss	I/O _{P2}	I/O ₁₅
E	I/O ₁₇	I/O ₁₈	Vss	<u>C</u> Ε,	Vss	I/O ₁₃	I/O ₁₄
F	VDDQ	I/O ₁₉	Vss	ŌĒ	Vss	I/O ₁₂	VDDQ
G	I/O ₂₀	I/O ₂₁	$\overline{BW}_{\scriptscriptstyle{3}}$	A ₁₇	$\overline{BW}_{\!\scriptscriptstyle 2}$	I/O ₁₁	I/O ₁₀
Н	I/O ₂₂	I/O ₂₃	Vss	R/W	Vss	I/O ₉	I/O ₈
J	VDDQ	VDD	VDD ⁽¹⁾	VDD	VDD ⁽¹⁾	VDD	VDDQ
K	I/O ₂₄	I/O ₂₆	Vss	CLK	Vss	I/O ₆	I/O ₇
L	I/O ₂₅	I/O ₂₇	$\overline{BW}_{\!\scriptscriptstyle{4}}$	NC	\overline{BW}_1	I/O ₄	I/O ₅
М	VDDQ	I/O ₂₈	Vss	CEN	Vss	I/O ₃	VDDQ
N	I/O ₂₉	I/O ₃₀	Vss	A ₁	Vss	VO ₂	I/O ₁
Р	I/O ₃₁	I/O _{P4}	Vss	A_0	Vss	I/O _{P1}	I/O ₀
R	NC	A_5	<u>LBO</u>	VDD	VDD ⁽¹⁾	A ₁₃	NC
Т	NC	NC	A ₁₀	A ₁₁	A ₁₄	NC ⁽³⁾	ZZ
U	VDDQ	NC/TMS ⁽²⁾	NC/TDI ⁽²⁾	NC/TCK ⁽²⁾	NC/TDO(2)	NC/TRST ^(2,4)	VDDQ

5313 tbl 25

Pin Configuration — 1M X 18, 119 BGA^(1,2) Top View 1 2 3 4 5

	1	2	3	4	5	6	7
Α	VDDQ	A ₆	A_4	A ₁₉	A ₈	A ₁₆	VDDQ
В	NC	CE ₂	A_3	ADV/LD	A ₉	$\overline{CE}_{\scriptscriptstyle{2}}$	NC
С	NC	A ₇	A ₂	V _{DD}	A ₁₃	A ₁₇	NC
D	I/O ₈	NC	Vss	NC	Vss	I/O _{P1}	NC
E	NC	I/O ₉	Vss	ĒĒ₁	Vss	NC	I/O ₇
F	VDDQ	NC	Vss	ŌĒ	Vss	I/O ₆	VDDQ
G	NC	I/O ₁₀	$\overline{BW}_{\!\scriptscriptstyle 2}$	A ₁₈	Vss	NC	I/O ₅
Н	I/O ₁₁	NC	Vss	R/W	Vss	I/O ₄	NC
J	VDDQ	V _{DD}	V _{DD} ⁽¹⁾	V _{DD}	V _{DD} ⁽¹⁾	V _{DD}	VDDQ
K	NC	I/O ₁₂	Vss	CLK	Vss	NC	I/O ₃
L	I/O ₁₃	NC	Vss	NC	BW₁	VO ₂	NC
М	VDDQ	VO ₁₄	Vss	CEN	Vss	NC	VDDQ
N	I/O ₁₅	NC	Vss	A ₁	Vss	I/O ₁	NC
Р	NC	I/O _{P2}	Vss	A_0	Vss	NC	I/O ₀
R	NC	A ₅	LBO	VDD	VDD ⁽¹⁾	A ₁₂	NC
T	NC	A ₁₀	A ₁₅	NC ⁽³⁾	A ₁₄	A ₁₁	ZZ
U	VDDQ	NC/TMS ⁽²⁾	NC/TDI ⁽²⁾	NC/TCK(2)	NC/TDO(2)	NC/TRST ^(2,4)	VDDQ

5313 tb1 25a

- 1. J3, R5, and J5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. U2, U3, U4 and U6 will be pulled internally to VDD if not actively driven. To disable the TAP controller without interfering with normal operation, several settings are possible. U2, U3, U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected. Or all JTAG inputs(TMS, TDI, and TCK and TRST) U2, U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- 3. The 36M address will be ball T6 (for the 512K x 36 device) and ball T4 (for the 1M x 18 device).
- 4. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

Synchronous Truth Table⁽¹⁾

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV /ŪD	≅Wx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	Х	Load Write	D ⁽⁷⁾
L	Н	Select	L	Χ	External	Х	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) ⁽²⁾	D ₍₂₎
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ^{©)}	Q ⁽⁷⁾
L	Χ	Deselect	L	Χ	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Χ	Х	Н	Х	X	DESELECT / NOOP	NOOP	HiZ
Н	Χ	Х	Х	Х	X	X	SUSPEND ⁽⁴⁾	Previous Value

5313 tbl 08

5313 tbl 09

NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\text{LD}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\text{W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\text{W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/Osremains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes(1)

OPERATION	R/₩	BW₁	BW ₂	BW ₃ ⁽³⁾	BW ₄ (3)
READ	Н	Х	Х	Х	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/O _{P2}) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) ^(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) ^(2,3)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for X18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Sec	uence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

5313 tbl 10


Linear Burst Sequence Table (LBO=Vss)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

5313 tbl 11

Functional Timing Diagram⁽¹⁾



5313drw 03

- 1. This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_2$ are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles(2)

Cycle	Address	R/₩	ADV/LD	CE ⁽¹⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Χ	Х	Load read
n+1	Х	Х	Н	Х	L	Х	Х	Х	Burst read
n+2	A 1	Н	L	L	L	Χ	L	Q ₀	Load read
n+3	X	Χ	L	Н	L	Χ	L	Q0+1	Deselect or STOP
n+4	X	Х	Н	Χ	L	Х	L	Q1	NOOP
n+5	A ₂	Н	L	L	L	Χ	Χ	Z	Load read
n+6	Χ	Х	Н	Χ	L	Χ	Χ	Z	Burst read
n+7	Χ	Χ	L	Н	L	Χ	L	Q2	Deselect or STOP
n+8	A 3	L	L	L	L	L	L	Q2+1	Load write
n+9	X	Х	Н	Χ	L	L	Х	Z	Burst write
n+10	A 4	L	L	L	L	L	Χ	D ₃	Load write
n+11	Х	Χ	L	Н	L	Χ	Χ	D ₃₊₁	Deselect or STOP
n+12	Χ	Χ	Н	Χ	L	Χ	Χ	D4	NOOP
n+13	A 5	L	L	L	L	L	Χ	Z	Load write
n+14	A 6	Н	L	L	L	Χ	Χ	Z	Load read
n+15	A ₇	L	L	L	L	L	Χ	D ₅	Load write
n+16	Χ	Х	Н	Χ	L	L	L	Q ₆	Burst write
n+17	A 8	Н	L	L	L	Χ	Х	D7	Load read
n+18	X	Χ	Н	Χ	L	Χ	Χ	D7+1	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

NOTES:

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/₩	ADV /LD	CE ⁽²⁾	CEN	≅Wx	Œ	I/O	Comments	
n	A 0	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup	
n+1	Х	Χ	Χ	Χ	Г	Χ	Χ	Χ	Clock Setup Valid	
n+2	X	Χ	Х	Χ	Χ	Χ	L	Q ₀	Contents of Address Ao Read Out	

5313 tbl 12

5313 tbl 13

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_3 = H$.

Burst Read Operation(1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	≅Wx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Χ	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	Х	Х	Clock Setup Valid, Advance Counter
n+2	Х	Χ	Н	Х	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+3	Х	Χ	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+4	Х	Χ	Н	Χ	L	Χ	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Х	L	Q ₀₊₃	Address A ₀₊₃ Read Out, Load A ₁
n+6	Х	Χ	Н	Χ	L	Χ	L	Q ₀	Address Ao Read Out, Inc. Count
n+7	Х	Χ	Н	Χ	L	Χ	L	Q1	Address A1 Read Out, Inc. Count
n+8	A 2	Н	L	L	L	Χ	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

5313 tbl 14 NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_3 = H$.

Write Operation⁽¹⁾

	Cycle	Address	R/W	ADV /LD	CE ⁽²⁾	CEN	≅Wx	Œ	I/O	Comments	
	n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup	
	n+1	Х	Х	Х	Χ	L	Χ	Χ	Χ	Clock Setup Valid	
ſ	n+2	Х	Χ	Х	Χ	L	X	Х	D ₀	Write to Address Ao	

5313 tbl 15 NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = L$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation(1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	≅Wx	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Χ	L	L	Х	Х	Clock Setup Valid, Inc. Count
n+2	Χ	Х	Н	Χ	L	L	Х	D ₀	Address Ao Write, Inc. Count
n+3	Х	Х	Н	Χ	L	L	Х	D0+1	Address A ₀₊₁ Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D ₀₊₂	Address A ₀₊₂ Write, Inc. Count
n+5	A 1	L	L	L	L	L	Х	D ₀₊₃	Address A ₀₊₃ Write, Load A ₁
n+6	Х	Х	Н	Χ	L	L	Х	D ₀	Address Ao Write, Inc. Count
n+7	Х	Х	Н	Χ	L	L	Х	D1	Address A1 Write, Inc. Count
n+8	A 2	L	L	L	L	L	Х	D1+1	Address A ₁₊₁ Write, Load A ₂

5313 tbl 16 NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE}_3 = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_3 = L.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	≅Wx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Х	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Χ	Χ	Х	Clock Valid
n+3	Х	Х	Х	Х	Н	Х	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+4	Х	Χ	Х	Χ	Н	Х	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+5	A 2	Н	L	L	L	Χ	L	Q ₀	Address Ao Read out (bus trans.)
n+6	A 3	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out (bus trans.)
n+7	A4	Н	L	L	L	Х	L	Q2	Address A ₂ Read out (bus trans.)

NOTES:

5313 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE} 1 = L, \overline{CE} 2 = L and \overline{CE} 2 = H. \overline{CE} = H is defined as \overline{CE} 1 = H, \overline{CE} 2 = H or \overline{CE} 2 = L.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV/LD	CE ⁽²⁾	CEN	≅Wx	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Χ	Х	Address and Control meet setup.
n+1	Х	Χ	Х	Χ	Н	Χ	Χ	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Χ	Х	Clock Valid.
n+3	Х	Х	Х	Χ	Н	Х	Χ	Х	Clock Ignored.
n+4	Х	Χ	Х	Χ	Н	Х	Х	Х	Clock Ignored.
n+5	A 2	L	L	L	L	L	Х	Do	Write Data Do
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1
n+7	A 4	L	L	L	L	L	Х	D2	Write Data D2

5313 tbl 18

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/₩	adv/\(\bar{LD}\)	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Χ	L	Н	L	Х	Х	?	Deselected.
n+2	A 0	Н	L	L	L	Х	Χ	Z	Address and Control meet setup.
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	Н	L	L	L	Х	L	Q ₀	Address Ao Read out. Load A1.
n+5	Х	Χ	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+6	Х	Χ	L	Н	L	Х	L	Q1	Address A ₁ Read out. Deselected.
n+7	A ₂	Н	L	L	L	Х	Х	Z	Address and control meet setup.
n+8	Х	Χ	Ĺ	Н	L	Χ	Х	Z	Deselected or STOP.
n+9	Х	Χ	L	Н	L	Х	L	Q ₂	Address A ₂ Read out. Deselected.

NOTES:

5313 tbl 19

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_3 = H$.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/₩	ADV /LD	CE ⁽²⁾	CEN	≅Wx	ŌĒ	I/O	Comments
n	Х	Х	L	Н	L	Х	Χ	?	Deselected.
n+1	Х	Χ	L	Н	L	Х	Χ	?	Deselected.
n+2	A ₀	L	L	L	L	L	Χ	Z	Address and Control meet setup.
n+3	X	Х	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+4	A 1	┙	L	L	L	L	Χ	Do	Address Do Write in. Load A1.
n+5	Х	Х	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+6	Х	Χ	L	Н	L	Х	Χ	D1	Address D1 Write in. Deselected.
n+7	A ₂	L	L	L	L	L	Χ	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Χ	Х	Z	Deselected or STOP.
n+9	Х	Χ	L	Н	L	Χ	Χ	D2	Address D ₂ Write in. Deselected.

5313 tbl 20

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = L$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V±5%)

Symbol	Parameter	Test Conditions	Min.	Мах.	Unit
lu	Input Leakage Current	V _{DD} = Max., V _{IN} = 0V to V _{DD}	-	5	μΑ
ILI	LBO, JTAG and ZZ Input Leakage Current (1)	$V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$		30	μA
ILO	Output Leakage Current	Vout = 0V to VdDQ, Device Deselected	_	5	μΑ
Vol	Output Low Voltage	IoL = +6mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	Iон = -6mA, Vdd = Min.	2.0	_	V

NOTE:

5313 tbl 21

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (VDD = 2.5V±5%)

Cumbal	Parameter	Test Conditions	225MHz	200MHz	166MHz		150MHz		133MHz		100MHz		Unit
Symbol			Com'l Only	Com'l Only	Com'l	Ind	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
lod	Operating Power Supply Current		315	275	245	265	215	235	195	215	175	195	mA
SB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $ \begin{array}{l} \text{VDD = Max., VIN} \geq \text{VHD or} \leq \text{VLD,} \\ \text{f = } 0^{(2,3)} \end{array} $	40	40	40	60	40	60	40	60	40	60	mA
SB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $ \begin{array}{l} \text{VDD = Max., VIN} \geq \text{VHD or} \leq \text{VLD,} \\ \text{f = fmax}^{(2.3)} \end{array} $	90	80	70	90	60	80	50	70	45	65	mA
SB3	Idle Power Supply Current	$\label{eq:decomposition} \begin{split} & \frac{\text{Device}}{\text{CEN}} \geq \text{Vih, VDD} = \text{Max.,} \\ & \text{Vin} \geq \text{VHD or} \leq \text{VLD, } f = \text{fMax}^{(2,3)} \end{split}$	60	60	60	80	60	80	60	80	60	80	mA
lzz	Full Sleep Mode Supply Current	$\label{eq:continuous} \begin{array}{ll} $	40	40	40	60	40	60	40	60	40	60	mA

NOTES

5313 tbl 22

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(V _{DDO} /2)
Output Timing Reference Levels	(V _{DDO} /2)
AC Test Load	See Figure 1

5313 tbl 23

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpp, and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.


AC Electrical Characteristics (VDD = 2.5V +/-5%, Commercial and Industrial Temperature Ranges)

		225MHz		200MHz		166MHz		150MHz		133MHz		100MHz		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Мах.	Unit
	_				1	ı				T	T	ı	ı	
tcyc	Clock Cycle Time	4.4	_	5		6	_	6.7		7.5		10		ns
tF ⁽¹⁾	Clock Frequency		225		200		166		150	_	133		100	MHz
tсн ⁽²⁾	Clock High Pulse Width	1.8		1.8	_	1.8		2.0		2.2		3.2		ns
tcL ⁽²⁾	Clock Low Pulse Width	1.8	_	1.8	_	1.8	_	2.0	_	2.2		3.2		ns
Output Par	ameters													
tcd	Clock High to Valid Data		3.0		3.2		3.5		3.8		4.2		5	ns
tada	Clock High to Data Change	1.0	_	1.0	_	1.0	_	1.5	_	1.5		1.5		ns
tolz(3,4,5)	Clock High to Output Active	1.0	_	1.0	_	1.0	_	1.5	_	1.5		1.5	_	ns
tchz ^(3,4,5)	Clock High to Data High-Z	1.0	3	1.0	3	1.0	3	1.5	3	1.5	3	1.5	3.3	ns
toe	Output Enable Access Time	_	3.0	_	3.2		3.5	_	3.8	_	4.2	_	5	ns
tolz(3,4)	Output Enable Low to Data Active	0	_	0		0	_	0		0		0		ns
tohz ^(3,4)	Output Enable High to Data High-Z		3.0		3.2		3.5		3.8	_	4.2		5	ns
Set Up Tim	nes													
tse	Clock Enable Setup Time	1.4		1.4		1.5	_	1.5		1.7		2.0		ns
tsa	Address Setup Time	1.4	_	1.4		1.5	_	1.5		1.7		2.0		ns
tsp	Data In Setup Time	1.4	_	1.4	_	1.5	_	1.5		1.7		2.0		ns
tsw	Read/Write (R/W) Setup Time	1.4	_	1.4	_	1.5	_	1.5	_	1.7		2.0	_	ns
tsadv	Advance/Load (ADV/\overline{LD}) Setup Time	1.4		1.4		1.5	_	1.5		1.7		2.0		ns
tsc	Chip Enable/Select Setup Time	1.4	_	1.4	_	1.5	_	1.5		1.7		2.0		ns
tsB	Byte Write Enable (BWx) Setup Time	1.4	_	1.4		1.5	_	1.5	_	1.7		2.0		ns
Hold Times	S													
the	Clock Enable Hold Time	0.4	_	0.4	_	0.5	_	0.5	_	0.5		0.5		ns
tha	Address Hold Time	0.4		0.4		0.5		0.5		0.5		0.5		ns
thd	Data In Hold Time	0.4		0.4		0.5		0.5		0.5		0.5		ns
thw	Read/Write (R/W) Hold Time	0.4	_	0.4		0.5		0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.4		0.4		0.5	_	0.5		0.5		0.5		ns
tнс	Chip Enable/Select Hold Time	0.4	_	0.4	_	0.5		0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.4		0.4	_	0.5		0.5		0.5		0.5		ns

NOTES: 5313 tbl 24


- 1. tF = 1/tcyc.
- 2. Measured as HIGH above 0.6Vppq and LOW below 0.4Vppq.
- 3. Transition is measured $\pm 200 \text{mV}$ from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 2.625V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 2.375V).

Timing Waveform of Read Cycle^(1,2,3,4)



- 1. Q (4.1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence
- of the base address Az, etc. where address bits Ao and Aı are advancing for the four word burst in the sequence defined by the state of the LBO input.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
 Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
 R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


Timing Waveform of Write Cycles^(1,2,3,4,5)



VOTES:


- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{\text{LBO}}$ input. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
 - 3. Burst ends when new address and control are loaded into the SRAM by sampling ADVILD LOW.
- RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (\(\bar{\text{W}}\) must be valid on all write and burst-write cycles. A write cycle is initiated when R\(\bar{\text{W}}\) signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles (1.2.3)



7

Timing Waveform of **CEN** Operation^(1,2,3,4)




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RM signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of CS Operation(1,2,3,4)



- 1. Q(A1) represents the first output from the external address A1. D(A3) represents the input data to the SRAM corresponding to address A3.

 2. CE2 timing transitions are identical but inverted to the \(\overline{\text{CE}}\) and \(\overline{\text{ occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RM signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

JTAG Interface Specification



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
ticyc	JTAG Clock Input Period	100	_	ns
исн	JTAG Clock HIGH	40		ns
ticl	JTAG Clock Low	40	_	ns
tır	JTAG Clock Rise Time		5 ⁽¹⁾	ns
tır	JTAG Clock Fall Time		5 ⁽¹⁾	ns
turst	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50	_	ns
tico	JTAG Data Output		20	ns
tupc	JTAG Data Output Hold	0		ns
tus	JTAG Setup	25	_	ns
tлн	JTAG Hold	25	_	ns
				I5313 tbl 01

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

Scan Register Sizes

I5313 tbl 03

NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x220, 0x222	Defines IDT part number 71T75602 and 71T75802, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15313 tbl 02


Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Same as above.	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mand ated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111


15313 tbl 04

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.


100-Pin Thin Quad Flatpack (TQFP) Package Diagram Outline



119 Ball Grid Array (BGA) Package Diagram Outline




Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



5313 drw 12

Datasheet Document History

Rev	<u>Date</u>	<u>Pages</u>	Description
0	04/20/00		Created New Datasheet
1	05/25/00	Pg.1,14,15,25	Added 166MHz speed grade offering
		Pg. 1,2,14	Corrected error in ZZ Sleep Mode
		Pg. 23	AddBQ165 Package Diagram Outline
		Pg. 24	Corrected 119BGA Package Diagram Outline.
		Pg. 25	Corrected topmark on ordering information
2	08/23/01	Pg. 1,2,24	Removed reference of BQ165 Package
		Pg. 7	Removed page of the 165 BGA pin configuration
		Pg. 23	Removed page of the 165 BGA package diagram outline
3	10/16/01	Pg. 6	Corrected 3.3V to 2.5V in Note 2
	10/29/01	Pg. 13	Improved DC Electrical characteristics-parameters improved: Icc, ISB2, ISB3, IZZ.
4	12/21/01	Pg. 4-6	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations.
		Pg. 14	Revised 166MHz tcdc(min), tclz(min) and tcHz(min) to 1.0ns
5	06/07/02	Pg. 1-3,6,13,20,21	Added complete JTAG functionality.
		Pg. 2,13	Added notes for ZZ pin internal pulldown and ZZ leakage current.
		Pg. 13,14,24	Added 200MHz and 225MHz to DC and AC Electrical Characteristics. Updated supply current for
			ldd, ISB1, ISB3 and Izz.
6	11/19/02	Pg.1-24	Changed datasheet from Advanced Information to final release.
		Pg.13	Updated DC Electrical characteristics temperature and voltage range table.
7	05/23/03	Pg.4,5,13,14,24	Added I-temp to the datasheet.
		Pg.5	Updated 165 BGA Capacitance table.
8	04/01/04	Pg. 1	Updated logo with new design.
		Pg. 4,5	Clarified ambient and case operating temperatures.
		Pg. 6	Updated pin I/O number order for the 119 BGA.
		Pg. 23	Updated 119BGA Package Diagram Drawing.
5 6 7	12/21/01 06/07/02 11/19/02 05/23/03	Pg. 4-6 Pg. 14 Pg. 1-3,6,13,20,21 Pg. 2,13 Pg. 13,14,24 Pg.1-24 Pg.13 Pg.4,5,13,14,24 Pg.5 Pg. 1 Pg. 4,5 Pg. 6	Added clarification to JTAG pins, allow for NC. Added 36M address pin locations. Revised 166MHz tcDc(min), tcLz(min) and tcHz(min) to 1.0ns Added complete JTAG functionality. Added notes for ZZ pin internal pulldown and ZZ leakage current. Added 200MHz and 225MHz to DC and AC Electrical Characteristics. Updated supply current for Idd, ISB1, ISB3 and Izz. Changed datasheet from Advanced Information to final release. Updated DC Electrical characteristics temperature and voltage range table. Added I-temp to the datasheet. Updated 165 BGA Capacitance table. Updated logo with new design. Clarified ambient and case operating temperatures. Updated pin I/O number order for the 119 BGA.



for SALES:

www.idt.com

800-345-7015 or 408-727-6116 fax: 408-492-8674

for Tech Support: sramhelp@idt.com 800-544-7726

 $The IDT logo is a registered trademark of Integrated Device Technology, Inc. \ All brands or products are the trademarks or registered trademarks of their respective owners.$ $ZBT^{\circledcirc} \text{ and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.}$