

TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 1 BIT STATIC RAM
N CHANNEL SILICON GATE DEPLETION LOAD

TMM315D
TMM315D-1

DESCRIPTION

TMM315D/TMM315D-1 are 4096 word x 1 bit read write memories operated with 5V single power supply. The memories are static in operation and require no clocks or refresh period. This device has two types in data access - address access and chip select access which are equal and very high speed. When CS goes high, this device is deselected and changes into the low power standby mode automatically, and keep its state during the period that CS is high. Accordingly, this device is suitable for use in

larger memory system which the majority of devices are deselected, and is suitable for use in cache memory required very high speed. TMM315D/TMM315D-1 are directly TTL compatible and its output can drive the TTL up to 5. TMM315D/TMM315D-1 are fabricated with N-channel silicon gate depletion load type technology for stable and high performance. The chip is mounted in the standard 18 pin package of 0.3 inch width for low cost purpose.

FEATURES


- Fully decoded 4096 word x 1 bit organization
- Static operation — No clocks
- 5V single power supply
- Easy memory expansion — CS input
- Standby feature — CS = VIH
- I/O separate
- Three state output
- Directly TTL compatible

- Current and Access time (Maximum value)


PARAMETER	TMM315D-1	TMM315D
Active Current (Max.)	180 mA	160 mA
Standby Current (Max.)	30 mA	20 mA
Address Access time	55 ns	70 ns
Chip select Access time	55 ns	70 ns

- Pin to pin compatible — i2147/i2147-3
- Inputs protected — All inputs have protection against static charge.

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



A ₀ ~ A ₅	Row Address inputs
A ₆ ~ A ₁₁	Column Address inputs
DIN	Data input
D _{OUT}	Data output
CS	Chip select input
WE	Write enable input
V _{CC} /GND	Power supply

OPERATION MODE

CS	WE	Output	Power	Mode
H	*	High-Impedance	Standby	Deselected
L	H	Data out	Active	Read
L	L	High-Impedance	Active	Write

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power supply voltage	-1.5 ~ 7.0	V
V _{IN, OUT}	Input and output voltage	-1.5 ~ 7.0	V
T _{opr}	Operating temperature	0 ~ 70	°C
T _{strg}	Storage temperature	-55 ~ 150	°C
T _{solder}	Soldering temperature · time	260 · 10	°C · sec
P _D	Power dissipation (Ta = 70°C)	1.0	W
I _{out}	DC output current	20	mA

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input high voltage	—	2.0	—	6.0	V
V _{IL}	Input low voltage	—	-1.0	—	0.8	V
V _{CC}	Power supply voltage	—	4.5	5.0	5.5	V

DC OPERATING CONDITIONS

T_a = 0 ~ 70°C, V_{CC} = 5.0V ± 10%, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{OH}	Output high voltage	I _{source} = -4.0 mA	2.4	—	—	V
V _{OL}	Output low voltage	I _{sink} = 8 mA	—	—	0.4	V
I _{OH}	Output high current	V _{OH} = 2.4V	-4.0	—	—	mA
I _{OL}	Output low current	V _{OL} = 0.4V	8.0	—	—	mA
I _{LI}	Input leakage current	V _{IN} = 0 ~ V _{CC}	—	±0.01	±10	μA
I _{LO}	Output leakage current	V _{OUT} = 0 ~ 4.5V CS = V _{IH} or WE = V _{IL}	—	±0.1	±50	μA
I _{CC}	Operating current	CS = V _{IL}	TMM315D	—	160	mA
		output open	TMM315D-1	—	180	mA
I _{SB}	Standby current	CS = V _{IH}	TMM315D	—	20	mA
		output open	TMM315D-1	—	30	mA
I _{SPB}	Peak power on current	CS = V _{IH}	TMM315D	—	50	mA
		during power on	TMM315D-1	—	70	mA

* Typical values are at V_{CC} = 5.0V, T_a = 25°C.

A.C. CHARACTERISTICS

Ta = 0 ~ 70°C, Vcc = 5V ± 10%, unless otherwise noted.

• READ CYCLE

SYMBOL	PARAMETER	TMM315D-1		TMM315D		UNIT
		MIN.	MAX.	MIN.	MAX.	
tRC	Read cycle time	55	—	70	—	ns
tACC	Address access time	—	55	—	70	ns
tco ₁	Chip select access time 1	—	55	—	70	ns
tco ₂	Chip select access time 2	—	65	—	80	ns
tOH	Output hold from address change	5	—	5	—	ns
tLZ	Chip selection to output in low Z	10	—	10	—	ns
tHZ	Chip deselection to output in high Z	0	40	0	40	ns
tPU	Chip selection to power up time	0	—	0	—	ns
tPD	Chip deselection to power down time	—	30	—	30	ns

• WRITE CYCLE

SYMBOL	PARAMETER	TMM315D-1		TMM315D		UNIT
		MIN.	MAX.	MIN.	MAX.	
tWC	Write cycle time	55	—	70	—	ns
tCW	Chip selection to end of write	45	—	55	—	ns
tAW	Address valid to end of write	45	—	55	—	ns
tAS	Address set up time	0	—	0	—	ns
tWP	Write pulse width	35	—	40	—	ns
tWR	Write recovery time	10	—	15	—	ns
tDS	Data set up time	25	—	30	—	ns
tDH	Data hold time	10	—	10	—	ns
tODW	Write enable to output in high Z	0	30	0	35	ns
two	Output active from end of write	0	—	0	—	ns

• AC TEST CONDITIONS

Input pulse levels	0 ~ 3.5V
Input rise and fall times	10 ns
Input and output timing reference levels	1.5V
Output load	See Fig. 1





Fig. 1 Output load



SYMBOL	PARAMETER	MAX.	UNIT
C _{IN}	Input capacitance	5	pF
C _{OUT}	Output capacitance	7	pF

This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



Note: (1) Addresses are to valid prior to or coincident with CS transition low.
 (2) t_{CO1}: Chip is deselected for a time that is greater than 55 ns prior to selection.
 t_{CO2}: Chip is deselected for a time that is less than 55 ns prior to selection.



Note: 1. Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 18 leads.
 2. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Aug., 1980 Toshiba Corporation