

DESCRIPTION

M63823P, M63823FP and M63823GP are seven-circuit Darlington transistor arrays with clamping diodes. The circuits are made of NPN transistors. Both the semi-conductor integrated circuits perform high-current driving with extremely low input-current supply.

Production lineup has been newly expanded with the addition of 225mil (GP) package.

M63823P and M63823FP have the same pin connection as M54523P and M54523FP. (Compatible with M54523P and M54523FP) More over, the features of M63823P and M63823FP are equal or superior to those of M54523P and M54523FP.

FEATURES



- Three package configurations (P, FP and GP)
- Pin connection Compatible with M54523P and M54523FP
- High breakdown voltage ($BV_{CEO} \geq 50V$)
- High-current driving ($I_C(\max) = 500mA$)
- With clamping diodes
- PMOS Compatible input
- Wide operating temperature range ($T_a = -40$ to $+85^{\circ}C$)

APPLICATION

Drives of relays and printers, digit drives of indication elements (LEDs and lamps), and MOS-bipolar logic IC interfaces

FUNCTION

The M63823P, M63823FP and M63823GP each have seven circuits consisting of NPN Darlington transistors. These ICs have resistance of $2.7k\Omega$ between input transistor bases and input pins. A spike-killer clamping diode is provided between each output pin (collector) and COM pin (pin 9). The output transistor emitters are all connected to the GND pin (pin 8). The collector current is 500mA maximum. Collector-emitter supply voltage is 50V maximum. The M63823FP and M63823GP is enclosed in molded small flat package, enabling space-saving design.

PIN CONFIGURATION**CIRCUIT DIAGRAM**

The seven circuits share the COM and GND

The diode, indicated with the dotted line, is parasitic, and cannot be used.

Unit : Ω

ABSOLUTE MAXIMUM RATINGS (Unless otherwise noted, $T_a = -40$ ~ $+85^{\circ}C$)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CEO}	Collector-emitter voltage	Output, H	-0.5 ~ +50	V
I _C	Collector current	Current per circuit output, L	500	mA
V _I	Input voltage		-0.5 ~ +30	V
I _F	Clamping diode forward current		500	mA
V _R	Clamping diode reverse voltage		50	V
P _d	Power dissipation	T _a = 25°C, when mounted on board	1.47(P)/1.00(FP)/0.80(GP)	W
T _{opr}	Operating temperature		-40 ~ +85	°C
T _{stg}	Storage temperature		-55 ~ +125	°C

Jan. 2000



7-UNIT 500mA DARLINGTON TRANSISTOR-ARRAY WITH CLAMP DIODE

RECOMMENDED OPERATING CONDITIONS (Unless otherwise noted, $T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		min	typ	max	
V_o	Output voltage	0	—	50	V
I_c	Collector current (Current per 1 circuit when 7 circuits are coming on simultaneously)	Duty Cycle P : no more than 8% FP : no more than 5% GP : no more than 4%	0	—	400
		Duty Cycle P : no more than 30% FP : no more than 20% GP : no more than 15%	0	—	200
V_{IH}	"H" input voltage	$I_C \leq 400\text{mA}$	3.85	—	25
		$I_C \leq 200\text{mA}$	3.4	—	25
V_{IL}	"L" input voltage	0	—	0.6	V


ELECTRICAL CHARACTERISTICS (Unless otherwise noted, $T_a = 25^\circ\text{C}$)

Symbol	Parameter	Test conditions	Limits			Unit
			min	typ	max	
$V_{(BR)}\text{CEO}$	Collector-emitter breakdown voltage	$I_{CEO} = 100\mu\text{A}$	50	—	—	V
$V_{CE(\text{sat})}$	Collector-emitter saturation voltage	$I_I = 500\mu\text{A}, I_C = 350\text{mA}$	—	1.2	1.6	V
		$I_I = 350\mu\text{A}, I_C = 200\text{mA}$	—	1.0	1.3	
		$I_I = 250\mu\text{A}, I_C = 100\text{mA}$	—	0.9	1.1	
I_I	Input current	$V_I = 3.85\text{V}$	—	0.9	1.4	mA
V_F	Clamping diode forward voltage	$I_F = 350\text{mA}$	—	1.4	2.0	V
I_R	Clamping diode reverse current	$V_R = 50\text{V}$	—	—	100	μA
h_{FE}	DC amplification factor	$V_{CE} = 4\text{V}, I_C = 350\text{mA}$	1000	2000	—	—

SWITCHING CHARACTERISTICS (Unless otherwise noted, $T_a = 25^\circ\text{C}$)


Symbol	Parameter	Test conditions	Limits			Unit
			min	typ	max	
t_{on}	Turn-on time	$C_L = 15\text{pF}$ (note 1)	—	15	—	ns
t_{off}	Turn-off time		—	350	—	ns

NOTE 1 TEST CIRCUIT



- (1) Pulse generator (PG) characteristics : PRR=1kHz, $t_w = 10\mu\text{s}$, $t_r = 6\text{ns}$, $t_f = 6\text{ns}$, $Z_0 = 50\Omega$, $V_P = 3.85\text{Vp-p}$
- (2) Input-output conditions : $R_L = 25\Omega$, $V_o = 10\text{V}$
- (3) Electrostatic capacity C_L includes floating capacitance at connections and input capacitance at probes

TIMING DIAGRAM



TYPICAL CHARACTERISTICS