

# M50253P/M50255P

## 12-BIT/16-BIT SERIAL PARALLEL CONVERTER

### DESCRIPTION

M50253P/M50255P is a semiconductor integrated circuit designed for serial parallel converter with N-ch opendrain output. ( $V_o$  12V max.)

M50253P and M50255P serves as serial parallel converter of 12-bit and 16-bit, respectively.

### FEATURES

- Single 5V supply voltage
- High voltage breakdown output (12V)
- Controllable by only 2 pin: CLK, DATA

### APPLICATION

Extension of I/O ports for microcomputer


### RECOMMENDED OPERATING CONDITION

Supply voltage range ..... 4.5~5.5V


"H" input voltage .....  $0.7 \times V_{DD} \sim V_{DD}$

"L" input voltage .....  $0 \sim 0.3 \times V_{DD}$

### PIN CONFIGURATION (TOP VIEW)




Outline 16P4




Outline 20P4

### BLOCK DIAGRAM (M50253P)




**12-BIT/16-BIT SERIAL PARALLEL CONVERTER**

**BLOCK DIAGRAM (M50255P)**



**TIMING DIAGRAM**



When CLK rises, the DATA is read.

When CLK falls and the DATA is "H," the contents of the shift register are transferred to the latch circuit.

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Rating	Unit
$V_{DD}-V_{SS}$	Supply voltage	-0.3~7	V
$V_i$	Input voltage	$V_{SS}-0.3 \leq V_i \leq V_{DD}+0.3$	V
$V_o$	Output voltage	$V_{SS} \leq V_o \leq 13$	V
$I_o$	Output current	20	mA
$P_d$	Power dissipation	350	mW
$T_{opr}$	Operating temperature	-20~70	°C
$T_{stg}$	Storage temperature	-40~125	°C


12-BIT/16-BIT SERIAL PARALLEL CONVERTER

ELECTRICAL CHARACTERISTICS (Ta=25°C, VDD = 5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I <sub>DD</sub>	Supply current	Input pin : V <sub>SS</sub> or V <sub>DD</sub> level Output pin : open			5	μA
I <sub>DD</sub>	Supply current	f <sub>CLK</sub> = 500kHz, DATA : V <sub>SS</sub> or V <sub>DD</sub> Output pin : open			5	mA
V <sub>OL</sub>	"L" output voltage	I <sub>OL</sub> = 20mA			2	V
I <sub>OZH</sub>	Off-state "H" output current	V <sub>O</sub> = 12V			12	μA
I <sub>OZL</sub>	Off-state "L" output current	V <sub>O</sub> = 0V			-5	μA

Note : The sum of power dissipation should remain below 350 mW, the absolute maximum rating.

TIMING DIAGRAM



Note: Broken line shows DATA "High" before latch pulse.

TIMING REQUIREMENT

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_w(\text{CLK})$	CLK pulse width		500			ns
$t_{su}(\text{SFT})$	Data shift setup time		200			ns
$t_{h}(\text{SFT})$	Data shift hold time		200			ns
$t_{su}(\text{LAT})$	Data latch setup time		50			ns
$t_{h}(\text{LAT})$	Data latch hold time		250			ns
$t_{LSU}(\text{LAT})$	Data latch low setup time		200			ns
$t_{Lh}(\text{LAT})$	Data latch low hold time		250			ns