## Features

- Meets or Exceeds All AT\&T D3/D4 Specifications and CCITT Recommendations
- Complete CODEC and Filtering Systems: No External Components for Sample-and-Hold and Auto-Zero Functions. Receive Output Filter with (SIN X)/X Correction and Additional 8kHz Suppression
- Variable Data Clocks - From 64kHz $\qquad$ 2.1 MHz
- Receiver Includes Power-Up Click Filter
- TTL or CMOS-Compatible Logic
- ESD Protection on All Inputs and Outputs


## Applications

- PABX
- Central Office Switching Systems
- Accurate A/D and D/A Conversions
- Digital Telephones
- Cellular Telephone Switching Systems
- Voice Scramblers - Descramblers
- T1 Conference Bridges
- Voice Storage and Retrieval Systems
- Sound Based Security Systems
- Computerized Voice Analysis
- Mobile Radio Telephone Systems
- Microwave Telephone Networks
- Fiber-Optic Telephone Networks


## Description

The CD22354A and CD22357A are monolithic silicongate, double-poly CMOS integrated circuits containing the band-limiting filters and the companding A/D and D/A conversion circuits that conform to the AT\&T D3/D4 specifications and CCITT recommendations. The CD22354A provides the AT\&T $\mu$-law and the CD22357A provides the CCITT A-law companding characteristic.

The primary applications for the CD22354A and CD22357A are in telephone systems. These circuits perform the analog and digital conversions between the subscriber loop and the PCM highway in a digital switching system. The functional block diagram is shown below.

With flexible features, including synchronous and asynchronous operations and variable data rates, the CD22354A and CD22357A are ideally suited for PABX, central office switching system, digital telephones as well as other applications that require accurate $\mathrm{A} / \mathrm{D}$ and $D / A$ conversions and minimal conversion time.

## Ordering Information

| PART NUMBER | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :---: | :---: | :---: | :---: |
| CD22354AE | -40 to 80 | 16 Ld PDIP | E16.3 |
| CD22357AE | -40 to 80 | 16 Ld PDIP | E16.3 |

## Pinout

CD22354A, CD22357A (PDIP) TOP VIEW

|Functional Block Diagram
FULL-FEATURE PCM CODEC


Absolute Maximum Ratings

| DC Supply-Voltage, (V+) | -0.5 to 7V |
| :---: | :---: |
| DC Supply-Voltage, (V-) | 0.5 to -7V |
| DC Input Diode Current, |  |
| $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<\mathrm{V}-0.5 \mathrm{~V}\right.$ or $\mathrm{V}_{1}>\mathrm{V}+0.5 \mathrm{~V}$ ) | $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, |  |
| $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{1}<\mathrm{V}-0.5 \mathrm{~V}\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}+0.5 \mathrm{~V}\right)$. | $\pm 20 \mathrm{~mA}$ |
| DC Drain Current, Per Output |  |
| $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}+0.5 \mathrm{~V}\right)$ | . $\pm 25 \mathrm{~mA}$ |
| DC Supply/Ground Current | $\pm 50 \mathrm{~mA}$ |
| Power Dissipation Per Package ( $\mathrm{P}_{\mathrm{D}}$ ) |  |
| For $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $60^{\circ} \mathrm{C}$ | 500 mW |
| For $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | Derate Linearly at $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
|  | to 300 mW |

## Thermal Information

Maximum Junction Temperature
$175^{\circ} \mathrm{C}$
Maximum Junction Temperature (Plastic Package) . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range (TSTG) . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
Operating Conditions
Operating-Temperature Range $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots \ldots . . . . . . .40^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications At $T_{A}=25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC SPECIFICATIONS |  |  |  |  |  |  |  |
| Positive Power Supply | $\mathrm{V}+$ |  | 4.75 | 5 | 5.25 | V |  |
| Negative Power Supply | $\mathrm{V}-$ |  | -4.75 | -5 | -5.25 | V |  |
| Power Dissipation (Operating) | $\mathrm{P}_{\mathrm{OPR}}$ | $\mathrm{V}+=5 \mathrm{~V}$ |  |  |  |  |  |
| Power Dissipation (Standby) | $\mathrm{P}_{\text {STBY }}$ | $\mathrm{V}-=-5 \mathrm{~V}$ | - | 75 | 90 | mW |  |

Electrical Specifications At $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{+}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 5 \%$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC SPECIFICATIONS |  |  |  |  |  |  |
| Analog Input Resistance | $\mathrm{R}_{\text {INA }}$ |  | 10 | - | - | $\mathrm{M} \Omega$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | All Logic and Analog Inputs | - | 5 | - | pF |
| Input Leakage Current, Digital | 1 | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{IL}}= \pm 10 \mu \mathrm{~A}$ (Max) | - | - | 0.8 | V |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{I}_{\mathrm{IH}}= \pm 10 \mu \mathrm{~A}(\mathrm{Max})$ | 2 | - | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | - | - | 0.4 | V |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ | 2.4 | - | - | V |
| Open State Output Current | l OZ | GND $<\mathrm{D}_{\mathrm{X}}<\mathrm{V}_{+}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Input Leakage Current, Analog | 1 | $-2.5 \mathrm{~V} \leq \mathrm{VF} \mathrm{X}_{\mathrm{X}}<2.5 \mathrm{~V}$ | -200 | - | 200 | nA |

Electrical Specifications $\quad V_{+}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 5 \%, B C L K_{R}=B C L K_{X}=M C L K_{X}=1.544 \mathrm{MHz}, V_{I N}=0 \mathrm{dBm} 0$, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSMIT AND RECEIVE FILTER TRANSFER CHARACTERISTICS |  |  |  |  |  |  |


| Transmit Gain (Relative to Gain at 1020 Hz ) Input Amplifier Set to Unity Gain | $\mathrm{G}_{\mathrm{RX}}$ | $\mathrm{f}=16 \mathrm{~Hz}$ | - | - | -40 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{f}=50 \mathrm{~Hz}$ | - | - | -30 | dB |
|  |  | $\mathrm{f}=60 \mathrm{~Hz}$ | - | - | -26 | dB |
|  |  | $\mathrm{f}=200 \mathrm{~Hz}$ | -1.8 | - | -0.1 | dB |
|  |  | $\mathrm{f}=300 \mathrm{~Hz}$ to 3000 Hz | -0.15 | - | 0.15 | dB |
|  |  | $\mathrm{f}=3300 \mathrm{~Hz}$ | -0.35 | - | 0.05 | dB |
|  |  | $\mathrm{f}=3400 \mathrm{~Hz}$ | -0.7 | - | 0 | dB |
|  |  | $\mathrm{f}=4000 \mathrm{~Hz}$ | - | - | -14 | dB |
|  |  | $f \geq 4600 \mathrm{~Hz},$ <br> Measure 0-4kHz Response | - | - | -32 | dB |
| Receive Gain <br> (Relative to Gain at 1020 Hz ) (Includes (SIN X)/X Compensation) | $\mathrm{G}_{\mathrm{RR}}$ | $\mathrm{f}=0 \mathrm{~Hz}$ to 3000 Hz | -0.15 | - | 0.15 | dB |
|  |  | $\mathrm{f}=3300 \mathrm{~Hz}$ | -0.35 | - | 0.05 | dB |
|  |  | $\mathrm{f}=3400 \mathrm{~Hz}$ | -0.9 | - | 0 | dB |
|  |  | $\mathrm{f}=4000 \mathrm{~Hz}$ | - | - | -14 | dB |

## AC Specifications

Unless otherwise specified, the following conditions apply:
$\mathrm{V}+=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 5 \%$
$\mathrm{GND}_{\mathrm{A}}, \mathrm{GND}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{~F}_{\mathrm{FX}}=1020 \mathrm{~Hz}$ at $0 \mathrm{dBm0}$
Transmit input amplifier operating in a unity gain configuration
Temperature.
mperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Receive output is measured single-ended. All output levels are (SIN X)/X corrected.

## Definition

AMPLITUDE RESPONSE
Absolute Levels Definition:
$V_{\text {REF }}=-2.5 \mathrm{~V}$
Nominal 0dBm0 level. . . . . . . . . . . . . . . . . . . . . . 4dBm into $600 \Omega$ $1.2276 \mathrm{~V}_{\mathrm{RMS}}$
Maximum Overload Level:
Voltage reference ( $\mathrm{V}_{\text {REF }}$ ) of $-2.5 \mathrm{~V} \ldots .$. . . . . . . . . . . $2.5 \mathrm{~V} \mu$-Law
2.49V A-Law

## AC Specifications Encoding Format at $\mathrm{D}_{\mathrm{X}}$ Output

|  | $\begin{gathered} \text { CD22354A } \\ \mu \text {-LAW } \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} \text { CD22357A } \\ \text { A-LAW } \\ \text { (INCLUDES EVEN BIT INVERSION) } \end{gathered}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}\left(\right.$ at $\left.\mathrm{GS}_{\mathrm{X}}\right)=+$ Full-Scale | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| $\mathrm{V}_{\mathrm{IN}}\left(\mathrm{at} \mathrm{GS}_{\mathrm{X}}\right)=0 \mathrm{~V}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
|  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| $\mathrm{V}_{\mathrm{IN}}\left(\right.$ at $\left.\mathrm{GS}_{\mathrm{X}}\right)=$-Full-Scale | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

## Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC DISTORTION |  |  |  |  |  |  |
| Signal to Total Distortion Xmit or $\mathrm{R}_{\mathrm{CV}}$ | $S^{\text {S }} \mathrm{D}_{\mathrm{X}}, \mathrm{STD}_{\mathrm{R}}$ | Level $=+3 \mathrm{dBm0}$ | 33 | - | - | dBc |
|  |  | Level $=0$ to -30dBm0 | 36 | - | - | dBc |
|  |  | Level $=-40 \mathrm{dBm0}$ | 30 | - | - | dBc |
|  |  | Level $=-55 \mathrm{dBm0}, \mathrm{XMT}$ | 14 | - | - | dBc |
|  |  | Level $=-55 \mathrm{dBm0}, \mathrm{R}_{\mathrm{CV}}$ | 15 | - | - | dBc |
| Single Frequency Distortion Xmit or $\mathrm{R}_{\mathrm{CV}}$ | $\mathrm{SFD}_{\mathrm{X}}, \mathrm{SFD}_{\mathrm{R}}$ |  | - | - | -46 | dBc |
| Intermodulation <br> (End-to-End Measurement) <br> 2-Tone | IMD | $\mathrm{V}_{\mathrm{FX}}=-4 \mathrm{dBm} 0 \text { to }-21 \mathrm{dBm} 0$ <br> f 1 , f2 from 300 to 3400 Hz | - | - | -41 | dB |
| Transmit Delay, Absolute | $t_{\text {DAX }}$ | $\mathrm{f}=1600 \mathrm{~Hz}$ | - | 280 | 315 | $\mu \mathrm{s}$ |
| Transmit Envelope Delay Relative to $t_{\text {DAX }}$ | $t_{\text {DEX }}$ | $\mathrm{f}=500-600 \mathrm{~Hz}$ | - | 170 | 220 | $\mu \mathrm{s}$ |
|  |  | $f=600-1000 \mathrm{~Hz}$ | - | 70 | 145 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}=1000-2600 \mathrm{~Hz}$ | - | 40 | 75 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}=2600-2800 \mathrm{~Hz}$ | - | 90 | 105 | $\mu \mathrm{s}$ |
| Receive Delay, Absolute | $t_{\text {DAR }}$ | $\mathrm{f}=1600 \mathrm{~Hz}$ | - | 180 | 200 | $\mu \mathrm{s}$ |
| Receive Envelope Delay Relative to $t_{\text {DAR }}$ | $t_{\text {DER }}$ | $\mathrm{f}=500-600 \mathrm{~Hz}$ | -40 | -25 | - | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}=600-1000 \mathrm{~Hz}$ | -40 | -25 | - | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}=1000-2600 \mathrm{~Hz}$ | - | 60 | 90 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}=2600-2800 \mathrm{~Hz}$ | - | 110 | 125 | $\mu \mathrm{s}$ |

## Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC GAIN TRACKING |  |  |  |  |  |  |
| Transmit Gain Tracking Error | GTX | +3 to -40dBm0 | - | - | $\pm 0.2$ | dB |
|  |  | -40 to -50dBm0 | - | - | $\pm 0.4$ | dB |
|  |  | -50 to -55dBm0 | - | - | $\pm 1.2$ | dB |
| Receive Gain Tracking Error | GTR | +3 to -40dBm0 | - | - | $\pm 0.2$ | dB |
|  |  | -40 to -50dBm0 | - | - | $\pm 0.4$ | dB |
|  |  | -50 to -55dBm0 | - | - | $\pm 1.2$ | dB |
| Transmit Input Amplifier Gain, Open Loop | $\mathrm{A}_{\mathrm{OL}}$ | $R_{L} \geq 1 M \Omega$ at $G S_{X}$ | 68 | - | - | dB |

## Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Transmit Input Amplifier Gain, <br> Unity | $\mathrm{A}_{\mathrm{CL}}$ | Unity Gain Configuration <br> Inverting or Non-Inverting <br> $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{~K}, \mathrm{C}_{\mathrm{L}} \leq 50 \mathrm{pF}$ | -0.01 | - | 0.01 | dB |
| Transmit Gain, Absolute | $\mathrm{G}_{\mathrm{XA}}$ | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{~K}, \mathrm{C}_{\mathrm{L}} \leq 50 \mathrm{pF}$ | -0.15 | - | 0.15 | dB |
| Receive Gain, Absolute | $\mathrm{G}_{\mathrm{RA}}$ | $\mathrm{R}_{\mathrm{L}} \geq 600 \Omega, \mathrm{C}_{\mathrm{L}} \leq 500 \mathrm{pF}$ | -0.15 | - | 0.15 | dB |

## Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC NOISE |  |  |  |  |  |  |
| Transmit Noise | $\mathrm{N}_{\mathrm{X}}$ | $\begin{aligned} & V F_{X} I^{-}=\mathrm{GND} \\ & \mathrm{VF} \mathrm{X}^{\prime}+=\mathrm{GND} \end{aligned}$ | - | 12 | 15 | dBrnc0 |
|  |  |  | - | -74 | -67 | dBrn0p |
| Receive Noise | $\mathrm{N}_{\mathrm{R}}$ | PCM Code Equivalent to OV | - | 7 | 11 | dBrnc0 |
|  |  |  | - | -83 | -79 | dBrn0p |
| V+ Power Supply Rejection Transmit | PSRR | $\begin{aligned} & V F_{X} \mathrm{I}+=0 \mathrm{~V} \\ & \mathrm{~V}+=5 \mathrm{~V}+\left(100 \mathrm{mV} \mathrm{~V}_{\text {RMS }}\right) \\ & \mathrm{f}=0 \mathrm{kHz} \text { to } 50 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dBc |
| V- Power Supply Rejection Transmit | PSRR | $\begin{aligned} & V F_{X} I-=0 V \\ & V-=-5 V+\left(100 \mathrm{mV} V_{\text {RMS }}\right) \\ & f=0 k H z \text { to } 50 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dBc |
| V+ Power Supply Rejection Receive | PSRR | $\begin{aligned} & \text { PCM Code }=\text { All } 1 \text { Code } \\ & \mathrm{V}+=5 \mathrm{~V}+(100 \mathrm{mV} \text { RMS }) \\ & \mathrm{f}=0 \mathrm{kHz} \text { to } 4 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dBc |
|  |  | $\mathrm{f}=4 \mathrm{kHz}$ to 25 kHz | 37 | - | - | dB |
|  |  | $\mathrm{f}=25 \mathrm{kHz}$ to 50 kHz | 36 | - | - | dB |
| V- Power Supply Rejection Receive | PSRR | $\begin{aligned} & \text { PCM Code }=\text { All } 1 \text { Code } \\ & \mathrm{V}-=-5 \mathrm{~V}+(100 \mathrm{mV} \\ & \mathrm{f}=0 \mathrm{kHz}) \text { to } 4 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dBc |
|  |  | $\mathrm{f}=4 \mathrm{kHz}$ to 25 kHz | 40 | - | - | dB |
|  |  | $\mathrm{f}=25 \mathrm{kHz}$ to 50 kHz | 36 | - | - | dB |
| Cross Talk Transmit to Receive | ${ }^{C T} \mathrm{XR}$ | $V F_{\chi} \mathrm{l}-=0 \mathrm{dBm0}$ at 1020 Hz | - | -80 | -70 | dB |
| Cross Talk Receive to Transmit | $\mathrm{CT}_{\mathrm{RX}}$ | $\begin{aligned} & \mathrm{D}_{\mathrm{R}}=0 \mathrm{dBm0} 0 \text { at } 1020 \mathrm{~Hz}, \\ & V F_{X} \mathrm{I}-=0 \mathrm{~V} \end{aligned}$ | - | -76 | -70 | dB |

## Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC TIMING |  |  |  |  |  |  |
| Frequency of Master Clocks | $1 / \mathrm{t}_{\text {PM }}$ | Depends on the Device Used and the BCLK $_{\mathrm{R}} /$ CLKSEL Pin <br> MCLK $_{X}$ and MCLK $_{R}$ | - | 1.536 | - | MHz |
|  |  |  | - | 1.544 | - | MHz |
|  |  |  | - | 2.048 | - | MHz |
| Width of Master Clock High | ${ }^{\text {W WMH }}$ | $\mathrm{MCLK}_{X}$ and MCLK ${ }_{\text {R }}$ | 160 | - | - | ns |
| Width of Master Clock Low | ${ }^{\text {twML }}$ | MCLK ${ }_{\text {X }}$ and MCLK ${ }_{\text {R }}$ | 160 | - | - | ns |
| Rise Time of Master Clock | $\mathrm{t}_{\text {RM }}$ | MCLK $_{\text {X }}$ and MCLK ${ }_{\text {R }}$ | - | - | 50 | ns |
| Fall Time of Master Clock | $\mathrm{t}_{\text {FM }}$ | MCLK ${ }_{\text {X }}$ and MCLK $_{\text {R }}$ | - | - | 50 | ns |
| Set-up Time from BCLK ${ }_{X}$ High (and $\mathrm{FS}_{\mathrm{X}}$ in Long Frame Sync Mode) to MCLK $K_{X}$ Falling Edge | $\mathrm{t}_{\text {SBFM }}$ | First Bit Clock after the Leading Edge of $\mathrm{FS}_{\mathrm{X}}$ | 100 | - | - | ns |
| Period of Bit Clock | $t_{\text {PB }}$ |  | 485 | 488 | 15,725 | ns |
| Width of Bit Clock High | $\mathrm{t}_{\text {WBH }}$ | $\mathrm{V}_{\mathrm{IH}}=2.2 \mathrm{~V}$ | 160 | - | - | ns |
| Width of Bit Clock Low | $\mathrm{t}_{\text {WBL }}$ | $\mathrm{V}_{\mathrm{IL}}=0.6 \mathrm{~V}$ | 160 | - | - | ns |
| Rise Time of Bit Clock | $\mathrm{t}_{\mathrm{RB}}$ | $\mathrm{t}_{\mathrm{PB}}=488 \mathrm{~ns}$ | - | - | 50 | ns |
| Fall Time of Bit Clock | $\mathrm{t}_{\text {FB }}$ | $\mathrm{t}_{\mathrm{PB}}=488 \mathrm{~ns}$ | - | - | 50 | ns |
| Hold Time from Bit Clock Low to Frame Sync | $\mathrm{t}_{\text {HBF }}$ | Long Frame Only | 0 | - | - | ns |
| Hold Time from Bit Clock High to Frame Sync | thold | Short Frame Only | 0 | - | - | ns |
| Set-up Time from Frame Sync to Bit Clock Low | $\mathrm{t}_{\text {SFB }}$ | Long Frame Only | 80 | - | - | ns |
| Delay Time from BCLK $\mathrm{K}_{\mathrm{X}}$ High to Data Valid | $t_{\text {DBD }}$ | Load $=150 \mathrm{pF}$ plus 2 LSTTL Loads | 0 | - | 180 | ns |
| Delay Time to $\overline{\mathrm{TS}}_{\mathrm{X}}$ Low | $\mathrm{t}_{\text {XDP }}$ | Load $=150$ pF plus 2 LSTTL Loads | - | - | 140 | ns |
| Delay Time from BCLK ${ }_{X}$ Low or FS X Low to Data Output Disabled | $t_{\text {DZC }}$ |  | 50 | - | 165 | ns |
| Delay Time to Valid Data from FS ${ }_{\mathrm{x}}$ or $\mathrm{BCLK}_{\mathrm{X}}$, Whichever Comes Later | $t_{\text {DZF }}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ to 150pF | 20 | - | 165 | ns |
| Set-up Time from $D_{R}$ Valid to BCLK $_{\text {R/X }}$ Low | ${ }_{\text {t }}$ |  | 50 | - | - | ns |
| Hold Time from BCLK $_{R / X}$ Low to $\mathrm{D}_{\mathrm{R}}$ Invalid | $t_{\text {HBD }}$ |  | 50 | - | - | ns |
| Set-up Time from $\mathrm{FS}_{\mathrm{XRR}}$ to $B_{C L K}^{X / R}$ Low | $t_{\text {SF }}$ | Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long) (Note 1) | 50 | - | - | ns |
| Hold Time from BCLK $\mathrm{X}_{\mathrm{K} R}$ Low to $\mathrm{FS}_{\mathrm{XRR}}$ Low | $t_{\text {HF }}$ | Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long) (Note 1) | 100 | - | - | ns |

## Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hold Time from 3rd Period of Bit Clock Low to Frame Sync ( $\mathrm{FS}_{\mathrm{X}}$ or $\mathrm{FS}_{\mathrm{R}}$ ) | $\mathrm{t}_{\text {HBFI }}$ | Long Frame Sync Pulse (from 3 to 8-Bit Clock Periods Long) | 100 | - | - | ns |
| Minimum Width of the Frame Sync Pulse (Low Level) | ${ }^{\text {w }}$ FL | 64K Bit/s Operating Mode | 160 | - | - | ns |

NOTE:

1. For short frame sync timing, $\mathrm{FS}_{\mathrm{X}}$ and $\mathrm{FS}_{\mathrm{R}}$ must go high while their respective bit clocks are high.

## Pin Descriptions

| PIN NO. | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | V- | Negative power supply, V- = -5V $\pm 5 \%$. |
| 2 | GND | Analog and digital ground. All signals referenced to this pin. |
| 3 | $\mathrm{VF}_{\mathrm{R}} \mathrm{O}$ | Analog output of RECEIVE FILTER. |
| 4 | V+ | Positive power supply, $\mathrm{V}_{+}=5 \mathrm{~V} \pm 5 \%$. |
| 5 | $\mathrm{FS}_{\mathrm{R}}$ | Receive Frame Sync Pulse which enables $B_{C L K}$ to shift PCM data into $D_{R} . F S_{R}$ is an 8 kHz PULSE TRAIN. |
| 6 | $\mathrm{D}_{\mathrm{R}}$ | Receive Data Input. PCM data is shifted into $D_{R}$ following the $F S_{R}$ leading edge. |
| 7 | $\begin{gathered} \text { BCLK }_{R} / \text { CLK- } \\ \text { SEL } \end{gathered}$ | The Receive Bit Clock, which shifts data into $D_{R}$ after the frame sync leading edge, may vary from 64 kHz to 2.048 MHz . Alternatively, the leading edge may be a logic input which selects either $1.536 \mathrm{MHz} /$ 1.544 MHz or 2.048 MHz for Master Clock in synchronous mode and BCLK $X_{X}$ is used for both transmit and receive directions. |
| 8 | MCLK ${ }_{\text {R }} /$ PDN | Receive Master Clock. Must be 1.536 MHz , 1.544 MHz or 2.048 MHz . May be asynchronous with MCLK ${ }_{\mathrm{X}}$, but best performance is realized from synchronous operation. When this pin is continuously connected low, MCLK ${ }_{X}$ is selected for all internal timing. When this pin is continuously connected high, the device is powered down. |
| 9 | $\mathrm{MCLK}_{\mathrm{X}}$ | Transmit Master Clock. Must be $1.536 \mathrm{MHz}, 1.544 \mathrm{MHz}$ or 2.048 MHz . May be asynchronous with MCLK $\mathrm{K}_{\mathrm{R}}$, but best performance is realized from synchronous operation. |
| 10 | BCLK $_{X}$ | The Bit Clock which shifts out the PCM Data on $D_{X}$. May vary from 64 kHz to 2.048 MHz , but must be synchronous with MCLK ${ }_{X}$. |
| 11 | $\mathrm{D}_{\mathrm{x}}$ | The THREE-STATE PCM Data Output which is enabled by $\mathrm{FS}_{x}$. |
| 12 | $\mathrm{FS}_{\mathrm{X}}$ | Transmit Frame Sync Pulse input which enables BCLK $K_{X}$ to shift out the data on $D_{X} . \mathrm{FS}_{X}$ is an 8 kHz PULSE TRAIN. |
| 13 | $\overline{\mathrm{TS}}_{\mathrm{X}}$ | Open drain output which pulses low during the encoder time slot. |
| 14 | $\mathrm{GS}_{\mathrm{x}}$ | Transmit gain adjust. |
| 15 | $\mathrm{VF}_{\mathrm{X}}{ }^{1}$ | Inverting input of the transmit input amplifier. |
| 16 | VF $\mathrm{X}^{1+}$ | Non-inverting input of the transmit input amplifier. |

## Functional Description

## Power Supply Sequencing

Do not apply input signal or load on output before powering up $\mathrm{V}_{\mathrm{CC}}$ supply. Care must be taken to ensure that $\mathrm{D}_{\mathrm{X}}$ pin goes on common back plane (with other $D_{X}$ pins from other chips). $\mathrm{D}_{\mathrm{X}}$ pin cannot drive $>50 \mathrm{~mA}$ before Power-Up. This will cause the part to latch up.

## Power-Up

When power is first applied, the Power-On reset circuitry initializes the CODEC and places it in a Power-Down mode. When the CODEC returns to an active state from the PowerDown mode, the receive output is muted briefly to minimize turn-on "click".

To power up the device, there are two methods available.

1. A logical zero at $M C L K_{R} / P D N$ will power up the device, provided $\mathrm{FS}_{\mathrm{X}}$ or $\mathrm{FS}_{\mathrm{R}}$ pulses are present.
2. Alternatively, a clock ( $\mathrm{MCLK}_{R}$ ) must be applied to $\mathrm{MCLK}_{\mathrm{R}}$ / PDN and $F S_{X}$ or $\mathrm{FS}_{\mathrm{R}}$ pulses must be present.

## Power-Down

Two power-down modes are available.

1. A logical 1 at MCLK $_{R} / P D N$, after approximately 0.5 ms , will power down the device.
2. Alternatively, hold both $\mathrm{FS}_{\mathrm{X}}$ and $\mathrm{FS}_{\mathrm{R}}$ continuously low, the device will power down approximately 0.5 ms after the last $\mathrm{FS}_{\mathrm{X}}$ or $\mathrm{FS}_{\mathrm{R}}$ pulse.

## Synchronous Operation <br> (Transmit and Receive Sections use the Same Master Clock)

The same master clock and bit-clock should be used for the receive and transmit sections. $\mathrm{MCLK}_{X}$ (pin 9) is used to provide the master clock for the transmit section; the receive section will use the same master clock if the MCLK ${ }_{R} /$ PDN (pin 8) is grounded (synchronous operation), or at $\mathrm{V}_{+}$ (power-down mode). MCLK $_{\mathrm{R}}$ /PDN may be clocked only if a clock is provided at BCLK $_{\mathrm{R}} / \mathrm{CLKSEL}^{(p i n ~ 7) ~ a s ~ i n ~ a s y n c h r o-~}$ nous operation.

The $\mathrm{BCLK}_{\mathrm{X}}$ (pin 10) is used to provide the bit clock to the transmit section. In synchronous operation, this bit clock is also used for the receive section if $\mathrm{MCLK}_{\mathrm{R}} / \mathrm{PDN}$ (pin 8) is grounded. BCLK $_{R} /$ CLKSEL (pin 7) is then used to select the proper internal frequency division for $1.544 \mathrm{MHz}, 1.536 \mathrm{MHz}$ or 2.048 MHz operation (see Table below). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Each $\mathrm{FS}_{\mathrm{X}}$ pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled $D_{x}$ output on the leading edge of $B_{C L K}^{x}$. After 8 bitclock periods, the tristate $D_{X}$ output is returned to a high impedance state. With an $\mathrm{FS}_{\mathrm{R}}$ pulse, PCM data is latched via the $D_{R}$ input on the negative edge of the $B_{C L K} . F_{X}$ and $\mathrm{FS}_{\mathrm{R}}$ must be synchronous with $\mathrm{MCLK}_{\mathrm{x}}$.

## CLOCKING OPTIONS

| MODE | BCLK $_{\mathrm{R}} /$ CLKSEL (PIN 7) | MASTER CLOCK FREQUENCY SELECTED |  |
| :---: | :---: | :---: | :---: |
|  |  | CD22354A ( $\mu$ ) | CD22357A (A) |
| Asynchronous or Synchronous | Clocked | $\begin{aligned} & 1.536 \mathrm{MHz} \text { or } \\ & 1.544 \mathrm{MHz} \end{aligned}$ | 2.048 MHz |
| Synchronous | 0 | 2.048 MHz | $\begin{aligned} & \hline 1.536 \mathrm{MHz} \text { or } \\ & 1.544 \mathrm{MHz} \end{aligned}$ |
| Synchronous | 1(or open circuit) | $\begin{aligned} & \hline 1.536 \mathrm{MHz} \text { or } \\ & 1.544 \mathrm{MHz} \end{aligned}$ | 2.048 MHz |

## Asynchronous Operation <br> (Transmit and Receive Sections use Separate Master Clocks)

For the CD22357A, the $M C L K_{X}$ and $M C L K_{R}$ must be 2.048 MHz and for the CD22354A must be 1.536 MHz or 1.544 MHz . These clocks need not be synchronous. However, for best transmission performance, it is recommended that $\mathrm{MCLK}_{X}$ and $\mathrm{MCLK}_{R}$ be synchronous.
For 1.544 MHz operation the device automatically compensates for the 193rd clock pulse each frame. $\mathrm{FS}_{\mathrm{X}}$ starts the encoding operation and must be synchronous with $\mathrm{MCLK}_{X}$ and $\mathrm{BCLK}_{\mathrm{X}}$. $\mathrm{FS}_{\mathrm{R}}$ starts the decoding operation and must be synchronous with $B_{C L K}$. $B_{C L K}$ must be clocked in asynchronous operation. $B_{C L K}^{X}$ and $B_{C L K}$ may be between $64 \mathrm{kHz}-2.04 \mathrm{MHz}$.

## Short-Frame Sync Mode

When the power is first applied, the power initialization circuitry places the CODEC in a short-frame sync mode. In this mode both frame sync pulses must be 1 bit-clock period long, with the timing relationship shown in Figure 1.

With $\mathrm{FS}_{\mathrm{x}}$ high during the falling edge of the BCLK ${ }_{x}$, the next rising edge of $B_{C L K}$ enables the $D_{X}$ tristate output buffer, which will output the sign bit. The following rising seven edges clock out the remaining seven bits upon which the next falling edge will disable the $D_{X}$ output.
With $F S_{R}$ high during the falling edge of the $B C L K_{R}\left(B C L K_{X}\right.$ in synchronous mode), the next falling edge of $B_{C L K}$ latches in the sign bit. The following seven edges latch in the seven remaining bits.

## Long-Frame Sync Mode

In this mode of operation, both of the frame sync pulses must be three or more bit-clock periods long with the timing relationship shown in Figure 2.
Based on the transmit frame sync $\mathrm{FS}_{X}$, the CODEC will sense whether short or long-frame sync pulses are being used.

For 64kHz operation the frame sync pulse must be kept low for a minimum of 160 ns .

The $D_{X}$ tristate output buffer is enabled with the rising edge of $F S_{X}$ or the rising edge of the $\mathrm{BCLK}_{x}$, whichever comes later and the first bit clocked out is the sign bit. The following seven rising edges of the $B C L K_{X}$ clock out the remaining seven bits. The $D_{X}$ output is disabled by the next falling edge of the BCLK $K_{X}$ following the 8th rising edge or by $\mathrm{FS}_{\mathrm{X}}$ going low whichever comes later.

A rising edge on the receive frame sync, $\mathrm{FS}_{\mathrm{R}}$, will cause the PCM data at $D_{R}$ to be latched in on the next falling edge of the $B_{C L K}$. The remaining seven bits are latched on the successive seven falling edges of the bit-clock (BCLK ${ }_{X}$ in synchronous mode).

## Transmit Section

The transmit section consists of a gain-adjustable input opamp, an anti-aliasing filter, a low-pass filter, a high-pass filter and a compressing A/D converter. The input op-amp drives a RC active anti-aliasing filter. This filter eliminates the need for any off-chip filtering as it provides 30 dB attenuation (Min) at the sampling frequency. From this filter the signal enters a 5th order low-pass filter clocked at 128 kHz , followed by a 3rd order highpass filter clock at 32 kHz . The output of the high-pass filter directly drives the encoder capacitor ladder at an 8 kHz sampling rate. A precision voltage reference is trimmed in manufacturing to provide an input overload of nominally $2.5 \mathrm{~V}_{\text {PEAK }}$. Transmit frame sync
pulse $\mathrm{FS}_{X}$ controls the process. The 8-bit PCM data is clocked out at $D_{X}$ by the $B C L K_{X}$. BCLK $K_{X}$ can be varied from 64 kHz to 2.048 MHz .

## Receive Section

The receive section consists of an expanding D/A converter and a low-pass filter which fulfills both the AT\&T D3/D4 specifications and CCITT recommendations. PCM data enters the receive section at $D_{R}$ upon the occurrence of $\mathrm{FS}_{\mathrm{R}}$, Receive Frame sync pulse. BCLK $_{\mathrm{R}}$, Receive Data Clock, which can range from 64 kHz to 2.048 MHz , clocks the 8 -bit PCM data into the receive data register. A D/A conversion is performed on the 8-bit PCM data and the corresponding analog signal is held on the D/A capacitor ladder. This signal is transferred to a switched capacitor low-pass filter clocked at 128 kHz to smooth the sample-and-hold signal as well as to compensate for the (SIN X)/X distortion.

The filter is then followed by a second order Sallen and Key active filter capable of driving a $600 \Omega$ load to a level of 7.2 dBm .


FIGURE 1. SHORT FRAME-SYNC TIMING


FIGURE 2. LONG FRAME-SYNC TIMING

