AD7523, AD7533

## Features

- 8-Bit, 9-Bit and 10-Bit Linearity
- Low Gain and Linearity Temperature Coefficients
- Full Temperature Range Operation
- Static Discharge Input Protection
- TTL/CMOS Compatible
- Supply Range
+5 V to +15 V
- Fast Settling Time at $25^{\circ} \mathrm{C}$

150ns (Max)

- Four Quadrant Multiplication
- AD7533 Direct AD7520 Equivalent


## Description

The AD7523 and AD7533 are monolithic, low cost, high performance, 8-bit and 10-bit accurate, multiplying digital-toanalog converter (DAC), in a 16 pin DIP.
Intersil' thin film resistors on CMOS circuitry provide 10-bit resolution (8-bit, 9-bit and 10-bit accuracy), with TTL/CMOS compatible operation.
The AD7523 and AD7533s accurate four quadrant multiplication, full military temperature range operation, full input protection from damage due to static discharge by clamps to $\mathrm{V}_{+}$and GND, and very low power dissipation make it a very versatile converter.
Low noise audio gain controls, motor speed controls, digitally controlled gain and digital attenuators are a few of the wide range of applications of the AD7523 and AD7533.

## Ordering Information

| PART NUMBER | LINEARITY (INL, DNL) | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :---: | :---: | :--- | :--- |
| AD7523JN, AD7533JN | $0.2 \% ~(8-\mathrm{Bit})$ | 0 to 70 | 16 Ld PDIP | E16.3 |
| AD7523KN, AD7533KN | $0.1 \%$ (9-Bit) | 0 to 70 | 16 Ld PDIP | E16.3 |
| AD7523LN, AD7533LN | $0.05 \% ~(10-\mathrm{Bit})$ | 0 to 70 | 16 Ld PDIP | E16.3 |

## Pinout

| AD7523, AD7533 (PDIP) TOP VIEW |  |
| :---: | :---: |
| lout1 1 | $16 \mathrm{R}_{\text {feedback }}$ |
| lout2 2 | 15 V REF IN |
| GND 3 | ${ }_{14}{ }^{1} \mathrm{~V}_{+}^{\mathrm{NC} / \text { BIT }} 10$ |
| 1 (MSB) 4 | 13 (NOTE 1) |
| BIT 25 | $12 \begin{gathered}\text { NC/BIT } 9 \\ \text { (NOTE 1) }\end{gathered}$ |
| BIT 36 | 11 BIT 8 |
| BIT 47 | 10 BIT 7 |
| BIT 58 | 9 BIT 6 |

NOTE:

1. NC for AD7523 only.

Functional Block Diagram

(16)

NOTE: Switches shown for digital inputs "High"

Absolute Maximum Ratings
Supply Voltage (V+ to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 IV . $\pm 25 \mathrm{~V}$
V $_{\text {REF. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V+ to GND }}$
Digital Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . -100 mV + to GND 施

## Operating Conditions

## Temperature Range

JN, KN, LN Versions $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad \mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | AD7523 |  |  |  | AD7533 |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{A}} \mathbf{2 5}^{\circ} \mathrm{C}$ |  | TA MIN-MAX |  | TA $\mathbf{2 5}^{\circ} \mathrm{C}$ |  | TA MIN-MAX |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |

## SYSTEM PERFORMANCE

| Resolution |  |  | 8 | - | 8 | - | 10 | - | 10 | - | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nonlinearity | J | $\begin{aligned} & -10 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq+10 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0 \mathrm{~V} \\ & \text { (Notes 2, 3, 6) } \end{aligned}$ | - | $\pm 0.2$ | - | $\pm 0.2$ | - | $\pm 0.2$ | - | $\pm 0.2$ | $\begin{aligned} & \hline \% \text { of } \\ & \text { FSR } \end{aligned}$ |
|  | K, T |  | - | $\pm 0.1$ | - | $\pm 0.1$ | - | $\pm 0.1$ | - | $\pm 0.1$ | $\begin{aligned} & \hline \% \text { of } \\ & \text { FSR } \end{aligned}$ |
|  | L |  | - | $\pm 0.05$ | - | $\pm 0.05$ | - | $\pm 0.05$ | - | $\pm 0.05$ | \% of FSR |
| Monotonicity |  |  | Guaranteed |  |  |  | Guaranteed |  |  |  |  |
| Gain Error |  | All Digital Inputs High (Note 3) | - | $\pm 1.5$ | - | $\pm 1.8$ | - | $\pm 1.4$ | - | $\pm 1.8$ | $\begin{aligned} & \text { \% of } \\ & \text { FSR } \end{aligned}$ |
| Nonlinearity Tempco |  | $\begin{aligned} & -10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq+10 \mathrm{~V} \\ & (\text { Notes 3, 4) } \end{aligned}$ | - | $\pm 2$ | - | $\pm 2$ | - | $\pm 2$ | - | $\pm 2$ | ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| Gain Error Tempco |  |  | - | $\pm 10$ | - | $\pm 10$ | - | $\pm 10$ | - | $\pm 10$ | ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| Output Leakage Current (Either Output) |  | $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=0$ | - | $\pm 50$ | - | $\pm 200$ | - | $\pm 50$ | - | $\pm 200$ | nA |

DYNAMIC CHARACTERISTICS

| Power Supply Rejection | $\begin{aligned} & \mathrm{V}_{+}=14.0 \mathrm{~V} \text { to } 15.0 \mathrm{~V} \\ & (\text { Note } 3) \end{aligned}$ | - | $\pm 0.02$ | - | $\pm 0.03$ | - | $\pm 0.005$ |  | $\pm 0.008$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Current Settling Time | To $0.2 \%$ of FSR, $R_{L}=100 \Omega$ (Note 4) | - | 150 | - | 200 | - | 600 |  | 800 | ns |
| Feedthrough Error | $\mathrm{V}_{\mathrm{REF}}=20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}, 200 \mathrm{kHz}}$ <br> Sine Wave, All Digital Inputs Low (Note 4) | - | $\pm 1 / 2$ | - | $\pm 1$ | - | $\pm 0.05$ |  | $\pm 0.1$ | LSB |
| REFERENCE INPUTS |  |  |  |  |  |  |  |  |  |  |
| Input Resistance (Pin 15) | All Digital Inputs High IOUT1 at Ground (Note 4) | 5 | - | 5 | - | 5 | - | 5 | - | $k \Omega$ |
|  |  | - | 20 | - | 20 | - | 20 | - | 20 | $\mathrm{k} \Omega$ |
| Temperature Coefficient |  | - | -500 | - | -500 | - | -300 | - | -300 | ppm $/{ }^{\circ} \mathrm{C}$ |

Electrical Specifications $\quad \mathrm{V}_{+}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=\mathrm{V}_{\mathrm{OUT} 2}=0 \mathrm{~V}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | AD7523 |  |  |  | AD7533 |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{A}} \mathbf{2 5}^{\circ} \mathrm{C}$ |  | TA MIN-MAX |  | $\mathrm{T}_{\mathrm{A}}{ }^{25^{\circ} \mathrm{C}}$ |  | TA MIN-MAX |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ANALOG OUTPUT |  |  |  |  |  |  |  |  |  |  |
| Output Capacitance | All Digital Inputs High (Note 4) | - | 100 | - | 100 | - | 100 | - | 100 | pF |
|  |  | - | 30 | - | 30 | - | 35 | - | 35 | pF |
|  | All Digital Inputs Low (Note 4) | - | 30 | - | 30 | - | 35 | - | 35 | pF |
|  |  | - | 100 | - | 100 | - | 100 | - | 100 | pF |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |  |
| Low State Threshold, VIL |  | - | 0.8 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High State Threshold, $\mathrm{V}_{\mathrm{IH}}$ |  | 2,4 | - | 2,4 | - | 2.4 | - | 2.4 | - | V |
| Input Current (Low or High), $I_{\text {IL }}, I_{\text {IH }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or +15 V | - | $\pm 1$ | - | $\pm 1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Coding | See Tables 1 and 3 | Binary/Offset Binary |  |  |  | Binary/Offset Binary |  |  |  |  |
| Input Capacitance | (Note 4) | - | 4 | - | 4 | - | 4 | - | 4 | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Power Supply Voltage Range | (Note 6) | +5 to +16 |  |  |  | +5 to +16 |  |  |  | V |
| I+ | All Digital Inputs High or Low (Excluding Ladder Network) | - | 2 | - | 2.5 | - | 2 | - | 2.5 | mA |

NOTES:
2. Full Scale Range (FSR) is 10 V for unipolar and $\pm 10 \mathrm{~V}$ for bipolar modes.
3. Using internal feedback resistor, RFEEDBACK.
4. Guaranteed by design or characterization and not production tested.
5. Accuracy not guaranteed unless outputs at ground potential.
6. Accuracy is tested and guaranteed at $\mathrm{V}_{+}=+15 \mathrm{~V}$, only.

## Definition of Terms

Nonlinearity: Error contributed by deviation of the DAC transfer function from a "best straight line" through the actual plot of transfer function. Normally expressed as a percentage of full scale range or in (sub)multiples of 1 LSB.

Resolution: It is addressing the smallest distinct analog output change that a D/A converter can produce. It is commonly expressed as the number of converter bits. A converter with resolution of $n$ bits can resolve output changes of $2^{-\mathrm{N}}$ of the full-scale range, e.g., $2^{-\mathrm{N}} \mathrm{V}_{\text {REF }}$ for a unipolar conversion. Resolution by no means implies linearity.
Settling Time: Time required for the output of a DAC to settle to within specified error band around its final value (e.g., $1 / 2$ LSB) for a given digital input change, i.e., all digital inputs LOW to HIGH and HIGH to LOW.
Gain Error: The difference between actual and ideal analog output values at full-scale range, i.e., all digital inputs at HIGH state. It is expressed as a percentage of full scale range or in (sub)multiples of 1 LSB .

Feedthrough Error: Error caused by capacitive coupling from $\mathrm{V}_{\text {REF }}$ to $\mathrm{I}_{\text {OUT1 }}$ with all digital inputs LOW.
Output Capacitance: Capacitance from I IOUT1, and IOUT2 terminals to ground.
Output Leakage Current: Current which appears on IOUT1, terminal when all digital inputs are LOW or on IOUT2 terminal when all digital inputs are HIGH.
For further information on the use of this device, see the following Application Notes:

| NOTE \# | DESCRIPTION | AnswerFAX <br> DOC. \# |
| :--- | :--- | :---: |
| AN002 | "Principles of Data Acquisition and <br> Conversion" | 9002 |
| AN018 | "Do's and Don'ts of Applying A/D <br> Converters" | 9018 |
| AN042 | "Interpretation of Data Conversion <br> Accuracy Specifications" | 9042 |

## Detailed Description

The AD7523 and AD7533 are monolithic multiplying D/A converters. A highly stable thin film R-2R resistor ladder network and NMOS SPDT switches form the basis of the converter circuit, CMOS level shifters permit low power TTL/CMOS compatible operation. An external voltage or current reference and an operational amplifier are all that is required for most voltage output applications.

A simplified equivalent circuit of the DAC is shown in the Functional Diagram. The NMOS SPDT switches steer the ladder leg currents between loUT1 and lOUT2 buses which must be held at ground potential. This configuration maintains a constant current in each ladder leg independent of the input code.

Converter errors are further reduced by using separate metal interconnections between the major bits and the outputs. Use of high threshold switches reduce offset (leakage) errors to a negligible level.

The level shifter circuits are comprised of three inverters with positive feedback from the output of the second to the first, see Figure 1. This configuration results in TTL/CMOS compatible operation over the full military temperature range. With the ladder SPDT switches driven by the level shifter, each switch is binarily weighted for an ON resistance proportional to the respective ladder leg current. This assures a constant voltage drop across each switch, creating equipotential terminations for the $2 R$ ladder resistors and high accurate leg currents.


FIGURE 1. CMOS SWITCH

## Typical Applications

## Unipolar Binary Operation - AD7523 (8-Bit DAC)

The circuit configuration for operating the AD7523 in unipolar mode is shown in Figure 2. With positive and negative $\mathrm{V}_{\text {REF }}$ values the circuit is capable of 2-Quadrant multiplication. The "Digital Input Code/Analog Output Value" table for unipolar mode is given in Table 1.


NOTES:

1. R1 and R2 used only if gain adjustment is required.
2. CF1 protects AD7523 and AD7533 against negative transients.

FIGURE 2. UNIPOLAR BINARY OPERATION

TABLE 1. UNIPOLAR BINARY CODE - AD7523

| DIGITAL INPUT <br> MSB LSB | ANALOG OUTPUT |
| :--- | :--- |
| 11111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{255}{256}\right)$ |
| 10000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 10000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=-\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 01111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 00000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 00000000 | $-V_{\operatorname{REF}}\left(\frac{0}{256}\right)=0$ |

NOTE:

1. $1 \operatorname{LSB}=\left(2^{-8}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\left(\frac{1}{256}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)$.

## Zero Offset Adjustment

1. Connect all digital inputs to GND.
2. Adjust the offset zero adjust trimpot of the output operational amplifier for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ (Max) at $\mathrm{V}_{\text {OUT }}$.

## Gain Adjustment

1. Connect all digital inputs to $\mathrm{V}_{+}$.
2. Monitor $\mathrm{V}_{\text {OUT }}$ for $\mathrm{a}-\mathrm{V}_{\text {REF }}\left(1 \frac{1}{2}{ }^{8}\right)$ reading.
3. To increase $\mathrm{V}_{\text {OUT }}$, connect a series resistor, R 2 , ( $0 \Omega$ to $250 \Omega$ ) in the louT1 amplifier feedback loop.
4. To decrease $\mathrm{V}_{\mathrm{OUT}}$, connect a series resistor, R1, $(0 \Omega$ to $250 \Omega$ ) between the reference voltage and the $\mathrm{V}_{\text {REF }}$ terminal.

## Unipolar Binary Operation - AD7533 (10-Bit DAC)

The circuit configuration for operating the AD7533 in unipolar mode is shown in Figure 2. With positive and negative $\mathrm{V}_{\text {REF }}$ values the circuit is capable of 2-Quadrant multiplication. The "Digital Input Code/Analog Output Value" table for unipolar mode is given in Table 2.

TABLE 2. UNIPOLAR BINARY CODE - AD7533

| DIGITAL INPUT <br> MSB LSB | (NOTE 1) <br> NOMINAL ANALOG OUTPUT |
| :--- | :--- |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{1023}{1024}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{513}{1024}\right)$ |
| 1000000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{512}{1024}\right)=-\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 0111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{511}{1024}\right)$ |
| 0000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{1024}\right)$ |
| 0000000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{0}{1024}\right)=0$ |

## NOTES:

1. $V_{\text {OUT }}$ as shown in the Functional Diagram.
2. Nominal Full Scale for the circuit of Figure 2 is given by:

$$
\mathrm{FS}=-\mathrm{V}_{\mathrm{REF}}\left(\frac{1023}{1024}\right) .
$$

3. Nominal LSB magnitude for the circuit of Figure 2 is given by:

$$
L S B=V_{\operatorname{REF}}\left(\frac{1}{1024}\right)
$$

## Zero Offset Adjustment

1. Connect all digital inputs to GND.
2. Adjust the offset zero adjust trimpot of the output operational amplifier for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ (Max) at $\mathrm{V}_{\text {OUT }}$.

## Gain Adjustment

1. Connect all digital inputs to $\mathrm{V}+$.
2. Monitor $\mathrm{V}_{\mathrm{OUT}}$ for a $-\mathrm{V}_{\text {REF }}\left(1-1 / 2^{10}\right)$ reading.
3. To increase $\mathrm{V}_{\text {OUT }}$, connect a series resistor, R 2 , ( $0 \Omega$ to $250 \Omega$ ) in the IOUT1 amplifier feedback loop.
4. To decrease $\mathrm{V}_{\text {OUT }}$, connect a series resistor, R1, $(0 \Omega$ to $250 \Omega$ ) between the reference voltage and the $\mathrm{V}_{\text {REF }}$ terminal.

## Bipolar (Offset Binary) Operation - AD7523

The circuit configuration for operating the AD7523 in the bipolar mode is given in Figure 3. Using offset binary digital input codes and positive and negative reference voltage values, Four-Quadrant multiplication can be realized. The "Digital Input Code/Analog Output Value" table for bipolar mode is given in Table 3.)
A "Logic 1" input at any digital input forces the corresponding ladder switch to steer the bit current to IOUT1 bus. A "Logic 0 " input forces the bit current to IOUT2 bus. For any code the IOUT1 and IOUT2 bus currents are complements of one another. The current amplifier at louT2 changes the polarity of IOUT2 current and the transconductance amplifier at IOUT output sums the two currents. This configuration doubles the output range. The difference current resulting at zero offset binary code, (MSB = "Logic 1", all other bits = "Logic 0"), is corrected by suing an external resistor, ( $10 \mathrm{M} \Omega$ ), from $\mathrm{V}_{\mathrm{REF}}$ to lout2 (Figure 3).

TABLE 3. BIPOLAR (OFFSET BINARY) CODE - AD7523

| DIGITAL INPUT <br> MSB LSB |  |
| :--- | :--- |
| 11111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 10000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 10000000 | 0 |
| 01111111 | $+\mathrm{V}_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 00000001 | $+\mathrm{V}_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 00000000 | $+\mathrm{V}_{\text {REF }}\left(\frac{128}{128}\right)$ |

NOTE:

1. $1 \mathrm{LSB}=\left(2^{-7}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)=\left(\frac{1}{128}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)$.


FIGURE 3. BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

## Offset Adjustment

1. Adjust $\mathrm{V}_{\mathrm{REF}}$ to approximately +10 V .
2. Connect all digital inputs to "Logic 1".
3. Adjust IOUT2 amplifier offset adjust trimpot for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at IOUT2 amplifier output.
4. Connect MSB (Bit 1) to "Logic 1" and all other bits to "Logic 0".
5. Adjust louT1 amplifier offset adjust trimpot for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at $\mathrm{V}_{\text {OUT }}$.

## Gain Adjustment

1. Connect all digital inputs to $\mathrm{V}_{+}$.
2. Monitor $\mathrm{V}_{\text {OUT }}$ for a $-\mathrm{V}_{\text {REF }}\left(1 \frac{1}{2} 2^{8}\right)$ volts reading.
3. To increase $\mathrm{V}_{\text {OUT }}$, connect a series resistor, R2, of up to $250 \Omega$ between $\mathrm{V}_{\text {OUT }}$ and $\mathrm{R}_{\text {FEEDBACK }}$.
4. To decrease $\mathrm{V}_{\text {OUT }}$, connect a series resistor, R 1 , of up to $250 \Omega$ between the reference voltage and the $\mathrm{V}_{\text {REF }}$ terminal.

## Bipolar (Offset Binary) Operation - AD7533

The circuit configuration for operating the AD7533 in the bipolar mode is given in Figure 3. Using offset binary digital input codes and positive and negative reference voltage values, 4-Quadrant multiplication can be realized. The "Digital Input Code/Analog Output Value" table for bipolar mode is given in Table 4.

A "Logic 1" input at any digital input forces the corresponding ladder switch to steer the bit current to lOUT1 bus. A "Logic 0" input forces the bit current to lout2 bus. For any code the louT1 and louT2 bus currents are complements of one
another. The current amplifier at IOUT2 changes the polarity of lOUT2 current and the transconductance amplifier at IOUT1 output sums the two currents. This configuration doubles the output range. The difference current resulting at zero offset binary code, $(M S B=$ "Logic 1 ", all other bits $=$ "Logic $0 ")$, is corrected by using an external resistor, ( $10 \mathrm{M} \Omega$ ), from $\mathrm{V}_{\text {REF }}$ to louta.

TABLE 4. UNIPOLAR BINARY CODE - AD7533

| DIGITAL INPUT <br> MSB LSB | (NOTE 1) |
| :--- | :--- |
| 1111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{511}{512}\right)$ |
| 1000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{512}\right)$ |
| 1000000000 | 0 |
| 0111111111 | $+\mathrm{V}_{\text {REF }}\left(\frac{1}{512}\right)$ |
| 0000000001 | $+\mathrm{V}_{\text {REF }}\left(\frac{511}{512}\right)$ |
| 0000000000 | $+\mathrm{V}_{\text {REF }}\left(\frac{512}{512}\right)$ |

NOTES:

1. $V_{\text {OUT }}$ as shown in the Functional Diagram.
2. Nominal Full Scale for the circuit of Figure 6 is given by:

$$
F S R=V_{\operatorname{REF}}\left(\frac{1023}{512}\right)
$$

3. Nominal LSB magnitude for the circuit of Figure 3 is given by:

$$
\mathrm{LSB}=\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{512}\right)
$$



FIGURE 4. 10-BIT AND SIGN MULTIPLYING DAC

## Offset Adjustment

1. Adjust $\mathrm{V}_{\mathrm{REF}}$ to approximately +10 V .
2. Connect all digital inputs to "Logic 1 ".
3. Adjust $\mathrm{I}_{\mathrm{OUT} 2}$ amplifier offset adjust trimpot for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at IOUT2 amplifier output.
4. Connect MSB (Bit 1) to "Logic 1" and all other bits to "Logic 0".
5. Adjust l OUT1 amplifier offset adjust trimpot for $0 \mathrm{~V} \pm 1 \mathrm{mV}$ at $\mathrm{V}_{\text {OUT }}$.

## Gain Adjustment

1. Connect all digital inputs to $\mathrm{V}+$.
2. Monitor $\mathrm{V}_{\text {OUT }}$ for $a-\mathrm{V}_{\text {REF }}\left(1-2^{-9}\right)$ volts reading.
3. To increase $\mathrm{V}_{\text {OUT }}$, connect a series resistor of up to $250 \Omega$ between $V_{\text {OUT }}$ and RFEEDBACK.
4. To decrease $\mathrm{V}_{\text {OUT }}$, connect a series resistor of up to $250 \Omega$ between the reference voltage and the $\mathrm{V}_{\mathrm{REF}}$ terminal.


FIGURE 5. PROGRAMMABLE FUNCTION GENERATOR

$\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN/D }}$
Where:
$D=\frac{\text { Bit } 1}{2^{1}}+\frac{\text { Bit } 2}{2^{2}}+\ldots \frac{\text { Bit } 8}{2^{2}}$
$\left(0 \leq \mathrm{D} \leq \frac{255}{256}\right)$
FIGURE 6. DIVIDER (DIGITALLY CONTROLLED GAIN)

$V_{\text {OUT }}=V_{\text {REF }}\left[\left(\frac{R_{2}}{R_{1}+R_{2}}\right)-\left(\frac{R_{1} D}{R_{1}+R_{2}}\right)\right]$
Where $D=\frac{\text { Bit } 1}{2^{1}}+\frac{\text { Bit } 2}{2^{2}}+\ldots \frac{\text { Bit } 8}{2^{8}}$
$\left(0 \leq \mathrm{D} \leq \frac{255}{256}\right)$
FIGURE 7. MODIFIED SCALE FACTOR AND OFFSET

## Die Characteristics

DIE DIMENSIONS:
101 mils $\times 103$ mils ( 2565 micrms $\times 2616$ micrms)
METALLIZATION:
Type: Pure Aluminum
Thickness: $10 \pm 1 \mathrm{k} \AA$

## PASSIVATION:

Type: PSG/Nitride
PSG: $7 \pm 1.4 \mathrm{k} \AA$
Nitride: $8 \pm 1.2 \mathrm{k} \AA$

## PROCESS:

CMOS Metal Gate

Metallization Mask Layout


All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

## For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

