

# Electronic tuning PLL frequency synthesizer

## BH2615S

The BH2615S is a PLL frequency synthesizer, featuring low radiation and low power consumption. It includes high sensitive RF amplifier and supports IF count function.

### ●Features

- 1) Low voltage operation (2.7V~)
- 2) High speed prescaler capable of direct dividing VCO (130MHz) frequency.
- 3) Low radiation (Xtal OSC 75kHz)
- 4) Low supply current (PLL ON:5mA, PLL OFF:300 $\mu$ A, Typ.  $V_{DD}$ =3.0V).
- 5) Reference frequency : 25, 12.5, 6.25, 3.125, 5, 3, 1kHz
- 6) On chip IF frequency counter.
- 7) Unlock detector
- 8) Output port : 7 ports (open drain output)
- 9) Data input : serial input (CE, CK, DA)

### ●Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit	Condition
Maximum supply voltage	$V_{DD}$	-0.3~+7.0	V	$V_{DD1}, V_{DD2}$
Maximum input voltage 1	$V_{IN1}$	-0.3~+7.0	V	CE, CK, DA
Maximum input voltage 2	$V_{IN2}$	-0.3~ $V_{DD}+0.3$	V	XIN, FM <sub>IN</sub> , AM <sub>IN</sub> , IF <sub>IN</sub>
Maximum output voltage 1	$V_{OUT1}$	-0.3~10.0	V	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , P <sub>5</sub> , CD
Maximum output voltage 2	$V_{OUT2}$	-0.3~ $V_{DD}+0.3$	V	PD <sub>1</sub> , PD <sub>2</sub> , P <sub>5</sub> , XOUT
Maximum output current	$I_{OUT}$	0~3.0	mA	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , P <sub>5</sub> , CD
Allowable power dissipation	$P_D$	600 *	mW	
Operating temperature	$T_{opr}$	-10~+75	°C	
Storage temperature	$T_{stg}$	-55~+125	°C	


\* Derating is done at 6.0mW / °C for operating above Ta=25°C.

### ●Recommended operating conditions (Ta = 25°C)


Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating supply voltage	$V_{DD1}=V_{DD2}$	2.7	-	3.6	V

Audio ICs

●Block diagram



●Pin assignent



## Audio ICs

## ● Pin descriptions

Pin No.	Pin Name	Symbol	Functions	I / O
1	Xtal OSC	XOUT	Crystal resonator (75kHz) is connected.	OUT
2		XIN		IN
3	Non contact	NC		
4	Chip enable	CE	"H" level are input during DA and CK. Data is synchronized this clock. Serial data transferred from controller.	IN
5	Clock	CK		
6	Serial data	DA		
7	Count data	CD	IF count data , unlock data output.	
8	Output port	P <sub>0</sub>	Controlled by input serial data.  *Selected input controlled data.	Nch open drain
9		P <sub>1</sub>		
10		P <sub>3</sub>		
11		P <sub>4</sub>		
12		P <sub>5</sub> / P <sub>D2</sub>		3-State
13		P <sub>6</sub>		Nch open drain
14	IF input	IF <sub>IN</sub>	IF frequency input.	IN
15	Output port	P <sub>2</sub>	Controlled by input serial data.	Nch open drain
16	AM input	AM <sub>IN</sub>	Input AM local OSC.	IN
17	FM input	FM <sub>IN</sub>	Input FM local OSC.	IN
18	Power supply2	V <sub>DD2</sub>	Supply voltage 2.7~3.6V	
19	Power supply1	V <sub>DD1</sub>	Supply voltage 2.7~3.6V	
20	Non contact	NC		
21	Charge pump	P <sub>D1</sub>	If local OSC freq, divided by N is higher than reference freq, "H". lower, "L" and same, (Floating).	3-State
22	GROUND	V <sub>SS</sub>		

## Audio ICs

● **Electrical characteristics** (Unless otherwise specified, Ta = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3.0V, V<sub>SS</sub> = 0.0V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply current 1	I <sub>DD1</sub>	–	2.8	5.0	mA	F <sub>MIN</sub> =130MHz, 50mVrms, V <sub>DD1</sub> +V <sub>DD2</sub> Current
Supply current 2	I <sub>DD2</sub>	–	0.7	1.5	mA	A <sub>MIN</sub> =1.0MHz, 50mVrms, V <sub>DD1</sub> +V <sub>DD2</sub> Current
Supply current 3	I <sub>DD3</sub>	–	0.3	1.0	mA	PLL=OFF
Input "H" level voltage	V <sub>IH</sub>	0.8V <sub>DD1</sub>	–	–	–	CE,CK,DA Pins
Input "L" level voltage	V <sub>IL</sub>	–	–	0.2V <sub>DD1</sub>	–	CE,CK,DA Pins
Input "H" level current 1	I <sub>IH1</sub>	–	–	1.0	μA	CE,CK,DA Pins, V <sub>IN</sub> =V <sub>DD1</sub>
Input "H" level current 2	I <sub>IH2</sub>	–	0.3	0.7	μA	XIN Pin, V <sub>IN</sub> =V <sub>DD1</sub>
Input "H" level current 3	I <sub>IH3</sub>	5	10	15	μA	F <sub>MIN</sub> ,A <sub>MIN</sub> Pins, V <sub>IN</sub> =V <sub>DD2</sub>
Input "H" level current 4	I <sub>IH4</sub>	3	6	12	μA	I <sub>FIN</sub> Pin, V <sub>IN</sub> =V <sub>DD1</sub>
Input "L" level current 1	I <sub>IL1</sub>	–1.0	–	–	μA	CE,CK,DA Pins, V <sub>IN</sub> =V <sub>SS</sub>
Input "L" level current 2	I <sub>IL2</sub>	–0.7	–0.3	–	μA	XIN Pin, V <sub>IN</sub> =V <sub>SS</sub>
Input "L" level current 3	I <sub>IL3</sub>	–5	–10	–15	μA	F <sub>MIN</sub> ,A <sub>MIN</sub> ,I <sub>FIN</sub> Pins, V <sub>IN</sub> =V <sub>SS</sub>
Output "L" level voltage 1	V <sub>OL1</sub>	–	0.2	0.5	V	P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub> ,P <sub>4</sub> ,P <sub>6</sub> ,CD, I <sub>O</sub> =1.0mA
Output "OFF" leak current 1	I <sub>OFF1</sub>	–	–	1.0	μA	P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub> ,P <sub>4</sub> ,P <sub>6</sub> ,CD, V <sub>O</sub> =10V
Output "L" level voltage 2	V <sub>OL2</sub>	–	0.1	0.5	V	F <sub>MIN</sub> ,A <sub>MIN</sub> ,I <sub>FIN</sub> , I <sub>OUT</sub> =0.1mA
Output "H" level voltage	V <sub>OH</sub>	V <sub>DD1</sub> –1.0	V <sub>DD1</sub> –0.3	–	V	P <sub>D1</sub> ,P <sub>D2</sub> ,P <sub>5</sub> , I <sub>OUT</sub> =–1.0mA
Output "L" level voltage	V <sub>OL</sub>	–	0.2	1.0	V	P <sub>D1</sub> ,P <sub>D2</sub> ,P <sub>5</sub> , I <sub>OUT</sub> =1.0mA
Output "OFF" leak current 2	I <sub>OFF2</sub>	–	–	100	nA	P <sub>D1</sub> ,P <sub>D2</sub> , V <sub>OUT</sub> =V <sub>DD1</sub>
Output "OFF" leak current 3	I <sub>OFF3</sub>	–100	–	–	nA	P <sub>D1</sub> ,P <sub>D2</sub> , V <sub>OUT</sub> =V <sub>SS</sub>
On chip feedback resistance 1	R <sub>F1</sub>	3.8	10	16	MΩ	XIN
On chip feedback resistance 2	R <sub>F2</sub>	300	500	1000	kΩ	F <sub>MIN</sub> ,A <sub>MIN</sub> ,I <sub>FIN</sub>
Input frequency input level 1	F <sub>IN1</sub>	10 100	75	160 900	kHz mVrms	XIN,Sine Wave, C–Coupling
Input frequency input level 2	F <sub>IN2</sub>	20 20	–	130 900	MHz mVrms	F <sub>MIN</sub> ,Sine Wave, C–Coupling
Input frequency input level 3	F <sub>IN3</sub>	0.4 20	–	5.0 900	MHz mVrms	A <sub>MIN</sub> ,Sine Wave, C–Coupling
Input frequency input level 4	F <sub>IN4</sub>	5.0 40	–	30 900	MHz mVrms	A <sub>MIN</sub> ,Sine Wave, C–Coupling
Input frequency input level 5	F <sub>IN5</sub>	0.4 20	–	16 900	MHz mVrms	I <sub>FIN</sub> ,Sine Wave, C–Coupling
Minimum pulse width	T <sub>W</sub>	–	1.0	–	μs	CK,DA
Input rase time	T <sub>R</sub>	–	–	500	ns	CE,CK,DA
Input fall time	T <sub>F</sub>	–	–	500	ns	CE,CK,DA

© Not designed for radiation resistance.


Audio ICs

● Circuit operation


Input data format




$T_1 \geq 15\mu\text{sec.}$      $T_2, T_3 > 1\mu\text{sec.}$      $T_4 > 0\mu\text{sec.}$      $T_5 < 15\mu\text{sec.}$



← Input from D<sub>0</sub>





Output data format    CE="L0" level



Output : pulled up

$T_1, T_2 > 1\mu\text{sec.}$



← Output from C<sub>0</sub>

\* Output data enable , only CT=1 or GT=1.



## Audio ICs

## Structure of control data

1) Division ratio data : D<sub>0</sub>~D<sub>15</sub>

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Example :

Division = 1100 (D) = 1100 ÷ 2 = 550 (D) = 226 (H)	S=0,PS=0	Division is twice the set point
0 1 1 0   0 1 0 0   0 1 0 0   0 0 0 0		
Division = 1107 (D) = 453 (H)	S=1,PS=1	
1 1 0 0   1 0 1 0   0 0 1 0   0 0 0 0		
Division = 926 (D) = 39E (H)	S=1,PS=0	
x x x x   0 1 1 1   1 0 0 1   1 1 0 0		

## 2) CT : IF counter on OFF

1 : START

0 : Counter is reset, IF<sub>IN</sub> pulldown.3) Output port control data : P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub>1 : Nch open drain output ON (P<sub>5</sub>=L0)0 : Nch open drain output OFF (P<sub>5</sub>=H1)4) R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, Reference frequency data.

Data			Reference frequency
R <sub>0</sub>	R <sub>1</sub>	R <sub>2</sub>	
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	5kHz
1	0	0	3.125kHz
1	0	1	3kHz
1	1	0	1kHz
1	1	1	* PLL OFF

\*FM<sub>IN</sub>=Pull down, AM<sub>IN</sub>=Pull down, PD=Floating5) S : FM<sub>IN</sub>, AM<sub>IN</sub> select data0 : FM<sub>IN</sub>1 : AM<sub>IN</sub>

## 6) PS : Pre scaler ON with S=1

## 7) GT : IF count or unlock ON / OFF


CT	GT	IF counter	Unlock detector	Output data
0	0	OFF	OFF	NG
0	1	OFF	ON	OK
1	0	ON Gate time=16msec.	ON	
1	1	ON Gate time=32msec.	ON	

## 8) TS : Test data input "0".

Audio ICs

IF counter

1) Composition



2) Operation of IF detection circuit


CT=1, IF counter start. CT = 0, IF count circuit reset.  
 GT=0, gate time=16msec. GT=1, gate time=32msec.

3) Output data

C<sub>0</sub> : LSB C<sub>19</sub> : MSB

Operation of unlock detector

GT=1 or CT=1, unlock detector start during 8msec.  
 CT=1, unlock detector start before gate pulse of IF counter.  
 CT=0 GT=0, IF counter and unlock detector.




Structure output  $1\text{msec.} \leq T1 < 2\text{msec.}$

U0	U1	U2	U3	ERR
0	0	0	0	ERR < 7μsec.
1	0	0	0	7μsec. < ERR < 13μsec.
1	1	0	0	13μsec. < ERR < 26μsec.
1	1	1	0	26μsec. < ERR < 54μsec.
1	1	1	1	54μsec. < ERR


Audio ICs

Operation of IF counter and unlock detector.

1) CT=1 : IF count and unlock detector.



2) CT=0 GT=1 : unlock detection only.






Audio ICs

Structure CD Pin

CD Pin becomes "LO" after finishing IF count or unlock detection operation.

Output data synchronized CK.



● External dimensions (Units : mm)

