

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.)

Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding.

Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

# M66310P/FP

## 16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

### DESCRIPTION

M66310P/FP is a LED array driver having a 16bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24mA which is sufficient for cathode common LED drive, capable of flowing 16bits continuously at the same time.

Parallel output is open drain output.


In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.

### FEATURES


- Cathode common LED drive
- High output current  
all parallel output  $I_{OH} = -24mA$   
simultaneous lighting available
- Low power dissipation : 100μW/package (max)  
( $V_{CC} = 5V, T_a = 25^{\circ}C$ , quiescent state)
- High noise margin  
schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output  
(except serial data output)
- Wide operating temperature range  
:  $T_a = -40 \sim +85^{\circ}C$
- Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)

### PIN CONFIGURATION (TOP VIEW)



### APPLICATION

- LED array drive of BUTTON TELEPHONE
- LED array drive of ERASER of a PPC copier
- Other various LED modules



16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

FUNCTIONAL DESCRIPTION

As M66310P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CK<sub>S</sub> and latch clock input CK<sub>L</sub> are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shiftregister and the signal of A shifts shifting registers one by one when a pulse is impressed to CK<sub>S</sub>. When A is "L", the signal of "L" shifts.

When the pulse is impressed to CK<sub>L</sub>, the contents of the

shifting register at that time are stored in a latching register, and they appear in the outputs from Q<sub>A</sub>~Q<sub>P</sub>.

Outputs from Q<sub>A</sub>~Q<sub>P</sub> are open drain outputs.

To extend the number of bits, use the serial data output SQ<sub>P</sub> which shows the output of the shifting register of the 16th bit.

If CK<sub>S</sub> and CK<sub>L</sub> are connected, the state of the shifting register with one clock delay is outputted to Q<sub>A</sub>~Q<sub>P</sub>.

When reset input  $\bar{R}$  is changed to "L", Q<sub>A</sub>~Q<sub>P</sub> and SQ<sub>P</sub> are reset. In this case, shifting and latching registers are reset.

If "H" is impressed to output enable input  $\overline{OE}$ , Q<sub>A</sub> ~ Q<sub>P</sub> reaches the high impedance state, but SQ<sub>P</sub> does not reach the high impedance state. Furthermore, change in  $\overline{OE}$  does not affect shift operation.

FUNCTION TABLE (Note : 1)

Operation mode	Input					PARALLEL DATA Output																Serial data output SQ <sub>P</sub>	Remarks		
	$\bar{R}$	CK <sub>S</sub>	CK <sub>L</sub>	A	$\overline{OE}$	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q <sub>E</sub>	Q <sub>F</sub>	Q <sub>G</sub>	Q <sub>H</sub>	Q <sub>I</sub>	Q <sub>J</sub>	Q <sub>K</sub>	Q <sub>L</sub>	Q <sub>M</sub>	Q <sub>N</sub>	Q <sub>O</sub>	Q <sub>P</sub>				
Reset	L	X	X	X	X	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	—
Shift latch operation	Shift t <sub>1</sub>	H	↑	X	H	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>I</sub> <sup>0</sup>	Q <sub>J</sub> <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	Q <sub>L</sub> <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Q <sub>O</sub> <sup>0</sup>	Q <sub>P</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lighting "H"	
	Latch t <sub>2</sub>	H	X	↑	X	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>I</sub> <sup>0</sup>	Q <sub>J</sub> <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	Q <sub>L</sub> <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Q <sub>O</sub> <sup>0</sup>	Q <sub>P</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lighting-out "L"	
	Shift t <sub>1</sub>	H	↑	X	L	L	Q <sub>A</sub> <sup>0</sup>	Q <sub>B</sub> <sup>0</sup>	Q <sub>C</sub> <sup>0</sup>	Q <sub>D</sub> <sup>0</sup>	Q <sub>E</sub> <sup>0</sup>	Q <sub>F</sub> <sup>0</sup>	Q <sub>G</sub> <sup>0</sup>	Q <sub>H</sub> <sup>0</sup>	Q <sub>I</sub> <sup>0</sup>	Q <sub>J</sub> <sup>0</sup>	Q <sub>K</sub> <sup>0</sup>	Q <sub>L</sub> <sup>0</sup>	Q <sub>M</sub> <sup>0</sup>	Q <sub>N</sub> <sup>0</sup>	Q <sub>O</sub> <sup>0</sup>	Q <sub>P</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lighting-out "L"	
Latch t <sub>2</sub>	H	X	↑	X	L	Z	q <sub>A</sub> <sup>0</sup>	q <sub>B</sub> <sup>0</sup>	q <sub>C</sub> <sup>0</sup>	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	q <sub>G</sub> <sup>0</sup>	q <sub>H</sub> <sup>0</sup>	q <sub>I</sub> <sup>0</sup>	q <sub>J</sub> <sup>0</sup>	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> <sup>0</sup>	q <sub>N</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	q <sub>P</sub> <sup>0</sup>	q <sub>O</sub> <sup>0</sup>	Output lighting-out "L"	
Output disable	X	X	X	X	H	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	q <sub>P</sub>	—

Note 1 : ↑ : Change from low-level to high-level  
 Q<sup>0</sup> : Output state Q before CK<sub>L</sub> changed  
 X : Irrelevant  
 q<sup>0</sup> : Contents of shift register before CK<sub>S</sub> changed  
 q : Contents of shift register  
 t<sub>1</sub>, t<sub>2</sub> : t<sub>2</sub> is set after t<sub>1</sub> is set  
 Z : High Impedance



16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

ABSOLUTE MAXIMUM RATINGS (Ta = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7.0	V
V <sub>I</sub>	Input voltage		-0.5~V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		-0.5~V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input protection diode current	V <sub>I</sub> < 0V	-20	mA
		V <sub>I</sub> > V <sub>CC</sub>	20	
I <sub>OK</sub>	Output parasitic diode current	V <sub>O</sub> < 0V	-20	mA
		V <sub>O</sub> > V <sub>CC</sub>	20	
I <sub>O</sub>	Output current per output pin	Q <sub>A</sub> ~Q <sub>P</sub>	-50	mA
		SQ <sub>P</sub>	±25	
I <sub>CC</sub>	Supply/GND current	V <sub>CC</sub> , GND	-410, +20	mA
P <sub>d</sub>	Power dissipation	(Note 2)	500	mW
T <sub>stg</sub>	Storage temperature range		-65~+150	°C

Note 2 : M66310FP ; T<sub>a</sub> = -40~+70°C, T<sub>a</sub> = 70~85°C are derated at -6mW/°C.

RECOMMENDED OPERATING CONDITIONS (Ta = -40~+85°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
T <sub>opr</sub>	Operating temperature range	-40		+85	°C

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 4.5~5.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit
			T <sub>a</sub> = 25°C			T <sub>a</sub> = -40~+85°C		
			Min	Typ	Max	Min	Max	
V <sub>T+</sub>	Positive-going threshold voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	0.35V <sub>CC</sub>		0.7XV <sub>CC</sub>	0.35XV <sub>CC</sub>	0.7XV <sub>CC</sub>	V
V <sub>T-</sub>	Negative-going threshold voltage	V <sub>O</sub> = 0.1V, V <sub>CC</sub> = 0.1V  I <sub>O</sub>   = 20μA	0.2XV <sub>CC</sub>		0.55XV <sub>CC</sub>	0.2XV <sub>CC</sub>	0.55XV <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage Q <sub>A</sub> ~Q <sub>P</sub>	V <sub>I</sub> = V <sub>T+</sub> , V <sub>T-</sub> V <sub>CC</sub> = 4.5V	I <sub>OH</sub> = -20μA	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1		V
			I <sub>OH</sub> = -24mA	3.83		3.66		
V <sub>OH</sub>	High-level output voltage SQ <sub>P</sub>	V <sub>I</sub> = V <sub>T+</sub> , V <sub>T-</sub> V <sub>CC</sub> = 4.5V	I <sub>OH</sub> = -40mA	3.50		3.25		V
			I <sub>OH</sub> = -20μA	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1		
V <sub>OL</sub>	Low-level output voltage SQ <sub>P</sub>	V <sub>I</sub> = V <sub>T+</sub> , V <sub>T-</sub> V <sub>CC</sub> = 4.5V	I <sub>OL</sub> = 20μA		0.1		0.1	V
			I <sub>OL</sub> = 4mA		0.44		0.53	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub> , V <sub>CC</sub> = 5.5V			0.5		5.0	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = GND, V <sub>CC</sub> = 5.5V			-0.5		-5.0	μA
I <sub>O</sub>	Maximum output leakage current Q <sub>A</sub> ~Q <sub>P</sub>	V <sub>I</sub> = V <sub>T+</sub> , V <sub>T-</sub> V <sub>CC</sub> = 5.5V	V <sub>O</sub> = V <sub>CC</sub>		1.0		10.0	μA
			V <sub>O</sub> = GND		-1.0		-10.0	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> , GND, V <sub>CC</sub> = 5.5V			20.0		200.0	μA

Note 3 : M66310 is used under the condition of an output current I<sub>OH</sub> = -40mA, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle - I<sub>OH</sub> of Standard characteristics.

16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

SWITCHING CHARACTERISTICS (V<sub>CC</sub>= 5 V)

Symbol	Parameter	Test conditions	Limits					Unit
			T <sub>a</sub> =25°C			T <sub>a</sub> =-40~+85°C		
			Min	Typ	Max	Min	Max	
f <sub>max</sub>	Maximum clock frequency	C <sub>L</sub> =50pF R <sub>L</sub> = 1 kΩ (Note 5)	5			4		MHz
t <sub>PLH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>S</sub> -SQ <sub>P</sub> )				100		130	ns
t <sub>PHL</sub>	High-level to low-level output propagation time (R-SQ <sub>P</sub> )				100		130	ns
t <sub>PHZ</sub>	High-level to low-level output propagation time (R-Q <sub>A</sub> ~Q <sub>P</sub> )				150		200	ns
t <sub>PZH</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> -Q <sub>A</sub> ~Q <sub>P</sub> )				100		130	ns
t <sub>PHZ</sub>	Low-level to high-level and high-level to low-level output propagation time (CK <sub>L</sub> -Q <sub>A</sub> ~Q <sub>P</sub> )				150		200	ns
t <sub>PZH</sub>	Output enable time to low-level and high-level (OE-Q <sub>A</sub> ~Q <sub>P</sub> )				100		130	ns
t <sub>PHZ</sub>	Output enable time to low-level and high-level (OE-Q <sub>A</sub> ~Q <sub>P</sub> )				150		200	ns
C <sub>I</sub>	Input Capacitance				10		10	pF
C <sub>O</sub>	Output Capacitance		OE=V <sub>CC</sub>				15	15
C <sub>PD</sub>	Power dissipation Capacitance (Note 4)			11				pF


Note 4 : C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)  
 The power dissipated during operation under no-load conditions is calculated using the following formula:  
 $P_0 = C_{PD} \cdot V_{CC}^2 \cdot f_1 + I_{CC} \cdot V_{CC}$

TIMING REQUIREMENTS (V<sub>CC</sub>= 5 V)

Symbol	Parameter	Test conditions	Limits					Unit
			T <sub>a</sub> =25°C			T <sub>a</sub> =-40~+85°C		
			Min	Typ	Max	Min	Max	
t <sub>w</sub>	CK <sub>S</sub> , CK <sub>L</sub> , R pulse width	(Note 5)	100			130		ns
t <sub>SU</sub>	A setup time with respect to CK <sub>S</sub>		100			130		ns
t <sub>SU</sub>	CK <sub>S</sub> setup time with respect to CK <sub>L</sub>		100			130		ns
t <sub>H</sub>	A hold time with respect to CK <sub>S</sub>		10			15		ns
t <sub>rec</sub>	R, recovery time with respect to CK <sub>S</sub> , CK <sub>L</sub>		50			70		ns

Note 5 : Test Circuit



Note 5 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%) : t<sub>r</sub>=6ns, t<sub>f</sub>=6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

**16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH**

**TYPICAL CHARACTERISTICS**



**TIMING DIAGRAM**

