

# M66311P/FP

# 16-Bit LED Driver with Shift Register and Latch

REJ03F0177-0201 Rev.2.01 Mar 31, 2008

### **Description**

M66311P/FP is a LED array driver having a 16 bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24 mA which is sufficient for anode common LED drive, capable of flowing 16 bits continuously at the same time.

Parallel output is open drain output.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.

### **Features**

- Anode common LED drive
- High output current all parallel output  $I_{OL} = 24$  mA simultaneous lighting available
- Low power dissipation:  $100 \mu W/package (max)$ 
  - $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ quiescent state})$
- High noise margin
  - schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output

  (avant sarial data output)
  - (except serial data output)
- Wide operating temperature range:  $Ta = -40 \text{ to } +85^{\circ}\text{C}$
- Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)

### **Application**


LED array drive of BUTTON TELEPHONE

LED array drive of ERASER of a PPC copier


Other various LED modules



# **Logic Diagram**



## **Pin Arrangement**



### **Functional Description**

As M66311P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input  $CK_S$  and latch clock input  $CK_L$  are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first–step shiftregister and the signal of A shifts shifting registers one by one when a pulse is impressed to  $CK_S$ . When A is "H", the signal of "L" shifts.

When the pulse is impressed to  $CK_L$ , the contents of the shifting register at that time are stored in a latching register, and they appear in the outputs from  $\overline{Q}_A$  to  $\overline{Q}_P$ .

Outputs from  $\overline{Q}_A$  to  $\overline{Q}_P$  are open drain outputs.

To extend the number of bits, use the serial data output SQ<sub>P</sub> which shows the output of the shifting register of the 16th bit.

If  $CK_S$  and  $CK_L$  are connected, the state of the shifting register with one clock delay is outputted to  $\overline{Q}_A$  to  $\overline{Q}_P$ .

When reset input  $\overline{R}$  is changed to "L",  $\overline{Q}_A$  to  $\overline{Q}_P$  and  $SQ_P$  are reset. In this case, shifting and latching registers are set.

If "H" is impressed to output enable input OE,  $\overline{Q}_A$  to  $\overline{Q}_P$  reaches the high impedance state, but  $SQ_P$  does not reach the high impedance state. Furthermore, change in OE does not affect shift operation.

### Function Table (Note)

				Input				Parallel Data Output						Serial Data Output										
Operation	Mode	R	CKs	CKL	Α	ŌĒ	$\overline{Q}_{\overline{A}}$	$\overline{Q}_{\overline{B}}$	$\overline{Q}_{\overline{C}}$	$\overline{Q}_{\overline{D}}$	$\overline{Q}_{\overline{E}}$	$\overline{Q}_{\overline{F}}$	$\overline{Q}_{\overline{G}}$	$\overline{Q}_{\overline{H}}$	$\overline{Q}_{\overline{l}}$	$\overline{Q}_{\overline{J}}$	$\overline{Q}_{\overline{K}}$	$\overline{Q}_{\overline{L}}$	$\overline{Q}_{\overline{M}}$	$\overline{Q}_{\overline{N}}$	$\overline{Q}_{\overline{O}}$	$\overline{Q}_{\overline{P}}$	SQ <sub>P</sub>	Remarks
Reset		L	Х	Х	Χ	Х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	_
Shift	Shift t1	Н	1	Х	Н	L	$\overline{Q}_{\overline{A}}^0$	$\overline{Q}_{\overline{B}}^0$	$\overline{Q}_{\overline{C}}^0$	$\overline{Q}_{\overline{D}}^0$	$\overline{Q}_{\overline{E}^0}$	$\overline{Q}_{\overline{F}^0}$	$\overline{Q}_{\overline{G}}^{0}$	$\overline{Q}_{\overline{H}^0}$	$\overline{Q}_{\overline{l}^0}$	$\overline{Q}_{\overline{J}^0}$	$\overline{Q}_{\overline{K}}^{0}$	$\overline{Q}_{\overline{L}^0}$	$\overline{Q}_{\overline{M}}^{0}$	$\overline{Q}_{\overline{N}}^{0}$	$\overline{Q}_{\overline{O}}^{0}$	$\overline{Q}_{\overline{P}}^0$	q <sub>o</sub> <sup>0</sup>	Output
latch	Latch t2	Н	Х	1	Х	L	L	$q_A^0$	$q_B^0$	q <sub>C</sub> <sup>0</sup>	$q_D^0$	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>I</sub> <sup>0</sup>	$q_J^0$	q <sub>K</sub> 0	$q_L^0$	q <sub>M</sub> 0	q <sub>N</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	lighting "H"
operation	Shift t1	Н	1	Х	L	L	$\overline{Q}_{\overline{A}}^0$	$\overline{Q}_{\overline{B}}^0$	$\overline{Q}_{\overline{C}}^0$	$\overline{Q}_{\overline{D}}^0$	$\overline{Q}_{\overline{E}}^{0}$	$\overline{Q}_{\overline{F}}^0$	$\overline{Q}_{\overline{G}^0}$	$\overline{Q}_{\overline{H}^0}$	$\overline{Q}_{\overline{l}^0}$	$\overline{Q}_{\overline{J}^0}$	$\overline{Q}_{\overline{K}}^{0}$	$\overline{Q}_{\overline{L}^0}$	$\overline{Q}_{\overline{M}}^{0}$	$\overline{Q}_{\overline{N}}^{0}$	$\overline{Q}_{\overline{O}}^{0}$	$\overline{Q}_{\overline{P}}^0$	q <sub>o</sub> <sup>0</sup>	Output
	Latch t2	Н	Х	1	Х	L	Z	$q_A^0$	$q_B^0$	$q_c^0$	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> 0	q <sub>F</sub> 0	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>I</sub> <sup>0</sup>	$q_J^0$	q <sub>K</sub> <sup>0</sup>	$q_L^0$	$q_M^0$	$q_N^0$	q <sub>o</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	lights-out "L"
Output dis	able	Х	Х	Х	Х	Н	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	$q_P$	-

Note 1: Change from low-level to high-level

 $\overline{\mathbf{Q}}^0$ : Output state  $\overline{\mathbf{Q}}$  before  $\mathsf{CK}_\mathsf{L}$  changed

X: Irrelevant

q0: Contents of shift register before CKs changed

q: Contents of shift register

t<sub>1</sub>, t<sub>2</sub>: t<sub>2</sub> is set after t<sub>1</sub> is set

Z: High impedance

# **Absolute Maximum Ratings**

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Item	Symbol	Ratings	Unit	Conditions					
Supply voltage		V <sub>CC</sub>	−0.5 to +7.0	V					
Input voltage	tage		voltage		$-0.5$ to $V_{CC} + 0.5$	V			
Output voltage	put voltage		voltage		ut voltage		$-0.5$ to $V_{CC} + 0.5$	V	
Input protection diode current		I <sub>IK</sub>	-20	mA	$V_I < 0 V$				
		20		$V_{I} > V_{CC}$					
Output parasitic diode current		lok	-20	mA	$V_0 < 0 V$				
			20		$V_{O} > V_{CC}$				
Output current per output pin	$\overline{Q}_A$ to $\overline{Q}_P$	I <sub>O</sub>	50	mA					
	SQ <sub>P</sub>		±25						
Supply/GND current		I <sub>CC</sub>	-20, +410	mA	V <sub>CC</sub> , GND				
Power dissipation		Pd	500	mW	(Note)				
Storage temperature range		Tstg	-65 to +150	°C					

Note: M66311FP; Ta = -40 to +70°C, Ta = 70 to 85°C are derated at -6 mW/°C.

## **Recommended Operating Conditions**

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5	5.5	V
Input voltage	VI	0	_	Vcc	V
Output voltage	Vo	0	_	V <sub>CC</sub>	V
Operating temperature range	Topr	-40	_	+85	°C

### **Electrical Characteristics**

 $(V_{CC} = 4.5 \text{ to } 5.5V, \text{ unless otherwise noted})$ 

	Sy			Limits	i					
mb		Т	a = 25°	С	Ta = -40	to +85°C				
Item	ol	Min	Тур Мах		Min	Max	Unit	Conditions		
Positive-going threshold voltage	V <sub>T+</sub>	0.35×V <sub>CC</sub>	_	0.7×V <sub>CC</sub>	0.35×V <sub>CC</sub>	0.7×V <sub>CC</sub>	V	$V_0 = 0.1 \text{ V}, V_{CC} - 0.1 \text{ V}$ $ I_0  = 20  \mu\text{A}$		
Negative-going threshold voltage	V <sub>T-</sub>	0.2×V <sub>CC</sub>	_	0.55×V <sub>CC</sub>	0.2×V <sub>CC</sub>	0.55×V <sub>CC</sub>	V	$V_{O} = 0.1 \text{ V}, V_{O}$ $ I_{O}  = 20  \mu\text{A}$	<sub>C</sub> -0.1 V	
Low-level	$V_{OL}$	_	_	0.1	_	0.1	V	$V_I = V_{T_+}, \ V_{T}$	$I_{OL} = 20 \ \mu A$	
output_voltage		_	_	0.44	_	0.53		$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 24 \text{ mA}$	
$\overline{Q}_A$ to $\overline{Q}_P$		_	_	0.73	_	0.94			I <sub>OL</sub> = 40 mA (Note)	
High-level	V <sub>OH</sub>	V <sub>CC</sub> -0.1	_	_	V <sub>CC</sub> -0.1	_	V	$V_I = V_{T_+}, V_{T}$	$I_{OH} = -20 \mu A$	
output voltage SQ <sub>P</sub>		3.83	_	_	3.66	_		$V_{CC} = 4.5 \text{ V}$	I <sub>OH</sub> = -4 mA	
Low-level	V <sub>OL</sub>	_	_	0.1	_	0.1	V	$V_I = V_{T_+}, \ V_{T}$	$I_{OL}=20~\mu A$	
output voltage SQ <sub>P</sub>		_	_	0.44	_	0.53	.0	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA	
High-level input current	I <sub>IH</sub>	_	_	0.5	_	5.0	μА	$V_I = V_{CC}, V_{CC} =$	= 5.5 V	
Low-level input current	I <sub>IL</sub>	_	_	-0.5	_	-5.0	μА	$V_I = GND, V_{CC}$	<sub>5</sub> = 5.5 V	
Maximum	Io	_	_	1.0	- 6	10.0	μΑ	$V_I = V_{T_+}, \ V_{T}$	$V_O = V_{CC}$	
output leakage current $\overline{Q}_A$ to $\overline{Q}_P$		_	_	-1.0	70,	<del>-</del> 10.0		V <sub>CC</sub> = 5.5 V	$V_O = GND$	
Quiescent supply current	I <sub>CC</sub>	_	_	20.0	_	200.0	μА	$V_I = V_{CC}$ , GND	$V_{CC} = 5.5 \text{ V}$	

Note: M66311 is used under the condition of an output current I<sub>OL</sub> = 40 mA, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle-I<sub>OL</sub> of Standard characteristics.

# **Switching Characteristics**

 $(V_{CC} = 5 V)$ 

			Ta = 25°C		Ta = -40 t			
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions
Maximum clock frequency	f <sub>max</sub>	5		_	4		MHz	$C_L = 50 pF$
Low-level to high-level and	t <sub>PLH</sub>	_	_	100	_	130	ns	$R_L = 1 \text{ k}\Omega$ (Note 2)
high-level to low-level output propagation time (CK <sub>S</sub> -SQ <sub>P</sub> )	t <sub>PHL</sub>	_	_	100	_	130	ns	(Note 2)
$ \begin{array}{c} \mbox{High-level to low-level} \\ \mbox{output propagation time } (\overline{R} - \mbox{$SQ_{P}$}) \end{array} $	t <sub>PHL</sub>		l	100		130	ns	
Low-level to high-level output propagation time ( $\overline{R}$ - $\overline{Q}_A$ to $\overline{Q}_P$ )	t <sub>PLZ</sub>			150	_	200	ns	
Low-level to high-level and	t <sub>PZL</sub>		_	100	_	130	ns	
high-level to low-level output propagation time $(CK_L-\overline{Q}_A \text{ to } \overline{Q}_P)$	t <sub>PLZ</sub>		_	150	_	200	ns	
Output enable time to low-	t <sub>PZL</sub>			100		130	ns	
level and high-level ( $\overline{OE}$ – $\overline{\mathbb{Q}}_A$ to $\overline{\mathbb{Q}}_P$ )	t <sub>PLZ</sub>		1	150	0	200	ns	
Input Capacitance	Cı	_	_	10		10	pF	
Output Capacitance	Co			15	_	15	pF	$\overline{OE} = V_{CC}$
Power dissipation Capacitance (Note 1)	C <sub>PD</sub>		5	0	<del>-</del>	<u> </u>	pF	

Note: 1. C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)


The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_I + I_{CC} \bullet V_{CC}$ 

# **Timing Requirements**

 $(V_{CC} = 5 V)$ 


		Limits						
	0		Ta = 25°C		Ta = -40	to +85°C		
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions
CK <sub>S</sub> , CK <sub>L</sub> , R pulse width	t <sub>w</sub>	100	_	_	130	_	ns	(Note 2)
A setup time with respect to CKs	t <sub>su</sub>	100	_	_	130	_	ns	
CK <sub>S</sub> setup time with respect to CK <sub>L</sub>	t <sub>su</sub>	100	_	_	130	_	ns	
A hold time with respect to CK <sub>S</sub>	t <sub>h</sub>	10	_	_	15	_	ns	
R, recovery time with respect to CK <sub>S</sub> , CK <sub>L</sub>	t <sub>rec</sub>	50	_	_	70	_	ns	

Note: 2. Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10% to 90%): tr = 6 ns, tf = 6 ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.


## **Typical Characteristics**




# **Timing Chart**



# **Package Dimensions**







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

  Notes:

  1. This document is provided for reference purposes only so that Penesas customers may select the appropriate Renesas products for their use. Renesas neither makes in the respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

  2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of waspons of mass and included in this document such as product data, diagrams, and regulations, and procedures required by such law and regulations and procedures required to charge without any prior notice. Before purchase years are such as a few continuous products of the comment of the such as a suc



### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510