INTEGRATED CIRCUITS



Product data Supersedes data of 1990 Jun 07 2003 Apr 03



Philips Semiconductors

Product data

NE570

GENERAL DESCRIPTION

The NE570 is a versatile low cost dual gain control circuit in which either channel may be used as a dynamic range compressor or expandor. Each channel has a full-wave rectifier to detect the average value of the signal, a linerarized temperature-compensated variable gain cell, and an operational amplifier.

The NE570 is well suited for use in cellular radio and radio communications systems, modems, telephone, and satellite broadcast/receive audio systems.

FEATURES

- Complete compressor and expandor in one IC
- Temperature compensated
- Greater than 110 dB dynamic range
- Operates down to 6 V_{DC}
- System levels adjustable with external components
- Distortion may be trimmed out

APPLICATIONS

- Cellular radio
- Telephone trunk comandor
- High level limiter
- Low level expandor—noise gate
- Dynamic noise reduction systems
- Voltage-controlled amplifier
- Dynamic filters

ORDERING INFORMATION

Γ	Type number	Package	Package		
		Name	Description Version		
	NE570D	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1	0 °C to +70 °C

BLOCK DIAGRAM




Figure 2. Block diagram

2003 Apr 03

PIN CONFIGURATION




Figure 1. Pin configuration.

NE570

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNITS
V _{CC}	Maximum operating voltage	24	V _{DC}
T _{amb}	Operating ambient temperature range	0 to +70	°C
PD	Power dissipation	400	mW

AC ELECTRICAL CHARACTERISTICS

 V_{CC} = +6 V, T_{amb} = 25 °C; unless otherwise stated.

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	
V _{CC}	Supply voltage		6	-	24	V
I _{CC}	Supply current	No signal	-	3.2	4.8	mA
IOUT	Output current capability		±20	-	-	mA
SR	Output slew rate		-	±0.5	-	V/µs
	Gain cell distortion ²	Untrimmed	-	0.3	1.0	%
		Trimmed	-	0.05	-	%
	Resistor tolerance		-	±5	±15	%
	Internal reference voltage		1.7	1.8	1.9	V
	Output DC shift ³	Untrimmed	-	±20	±100	mV
	Expandor output noise	No signal, 15 Hz to 20 kHz ¹	-	20	45	μV
	Unity gain level ⁵		-1	0	+1	dBm
	Gain change ^{2, 4}	T _{amb} = 0 °C to +70 °C	-	±0.1	±0.2	dB
	Reference drift ⁴	T _{amb} = 0 °C to +70 °C	-	±5	±10	mV
	Resistor drift ⁴	T _{amb} = 0 °C to +70 °C	-	+1, -0	-	%
	Tracking error (measured relative to value	Rectifier input				
	at unity gain) equals [V _O – V _O (unity gain)]	$V_2 = +6 \text{ dBm}, V_1 = 0 \text{ dB}$	-	±0.2	-	dB
	$dB - V_2 dBm$	$V_2 = -30$ dBm, $V_1 = 0$ dB	-	+0.2	-0.5, +1	dB
	Channel separation		_	60	_	dB

NOTES:

NOTES: 1. Input to V₁ and V₂ grounded. 2. Measured at 0 dBm, 1 kHz. 3. Expandor AC input change from no signal to 0 dBm. 4. Relative to value at $T_{amb} = 25 \text{ °C}$. 5. 0 dB = 775 mV_{RMS}.

CIRCUIT DESCRIPTION

The NE570 compandor building blocks, as shown in the block diagram, are a full-wave rectifier, a variable gain cell, an operational amplifier and a bias system. The arrangement of these blocks in the IC result in a circuit which can perform well with few external components, yet can be adapted to many diverse applications.

The full-wave rectifier rectifies the input current which flows from the rectifier input, to an internal summing node which is biased at V_{REF} . The rectified current is averaged on an external filter capacitor tied to the C_{RECT} terminal, and the average value of the input current controls the gain of the variable gain cell. The gain will thus be proportional to the average value of the input signal for capacitively-coupled voltage inputs as shown in the following equation. Note that for capacitively-coupled inputs there is no offset voltage capable of producing a gain error. The only error will come from the bias current of the rectifier (supplied internally) which is less than 0.1 μ A.

$$\begin{array}{l} G \propto \displaystyle \frac{|V_{\text{IN}} - V_{\text{REF}} | \text{ avg}}{R_1} \\ \text{or} \\ G \propto \displaystyle \frac{|V_{\text{IN}} | \text{ avg}}{R_1} \end{array}$$

The speed with which gain changes to follow changes in input signal levels is determined by the rectifier filter capacitor. A small capacitor will yield rapid response but will not fully filter low frequency signals. Any ripple on the gain control signal will modulate the signal passing through the variable gain cell. In an expander or compressor application, this would lead to third harmonic distortion, so there is a trade-off to be made between fast attack and decay times and distortion. For step changes in amplitude, the change in gain with time is shown by this equation.

$$G(t) = (G_{initial} - G_{final})_e - t/\tau + G_{final}$$
; $\tau = 10k \times C_{RECT}$

The variable gain cell is a current-in, current-out device with the ratio I_{OUT}/I_{IN} controlled by the rectifier. I_{IN} is the current which flows from the ΔG input to an internal summing node biased at V_{REF} . The following equation applies for capacitively-coupled inputs. The output current, I_{OUT} , is fed to the summing node of the op amp.

$$I_{IN} = \frac{V_{IN} - V_{REF}}{R_2} = \frac{V_{IN}}{R_2}$$

A compensation scheme built into the ΔG cell compensates for temperature and cancels out odd harmonic distortion. The only distortion which remains is even harmonics, and they exist only because of internal offset voltages. The THD trim terminal provides a means for nulling the internal offsets for low distortion operation.

The operational amplifier (which is internally compensated) has the non-inverting input tied to V_{REF} , and the inverting input connected to the ΔG cell output as well as brought out externally. A resistor, R_3 , is brought out from the summing node and allows compressor or expander gain to be determined only by internal components.

The output stage is capable of ±20 mA output current. This allows a +13 dBm (3.5 V_{RMS}) output into a 300 Ω load which, with a series resistor and proper transformer, can result in +13 dBm with a 600 Ω output impedance.

A bandgap reference provides the reference voltage for all summing nodes, a regulated supply voltage for the rectifier and ΔG cell, and a

bias current for the ΔG cell. The low tempco of this type of reference provides very stable biasing over a wide temperature range.

The typical performance characteristics illustration shows the basic input-output transfer curve for basic compressor or expander circuits.




Figure 3. Basic input-output transfer curve

TYPICAL TEST CIRCUIT




Figure 4. Typical Test Circuit

INTRODUCTION

Much interest has been expressed in high performance electronic gain control circuits. For non-critical applications, an integrated circuit operational transconductance amplifier can be used, but when high-performance is required, one has to resort to complex discrete circuitry with many expensive, well-matched components. This paper describes an inexpensive integrated circuit, the NE570 Compandor, which offers a pair of high performance gain control circuits featuring low distortion (<0.1 %), high signal-to-noise ratio (90 dB), and wide dynamic range (110 dB).

CIRCUIT BACKGROUND

The NE570 Compandor was originally designed to satisfy the requirements of the telephone system. When several telephone channels are multiplexed onto a common line, the resulting signal-to-noise ratio is poor and companding is used to allow a wider dynamic range to be passed through the channel. Figure 5 graphically shows what a compandor can do for the signal-to-noise ratio of a restricted dynamic range channel. The input level range of +20 dB to -80 dB is shown undergoing a 2-to-1 compression where a 2 dB input level change is compressed into a 1 dB output level change by the compressor. The original 100 dB of dynamic range is thus compressed to a 50 dB range for transmission through a restricted dynamic range channel. A complementary expansion on the receiving end restores the original signal levels and reduces the channel noise by as much as 45 dB.

The significant circuits in a compressor or expander are the rectifier and the gain control element. The phone system requires a simple full-wave averaging rectifier with good accuracy, since the rectifier accuracy determines the (input) output level tracking accuracy. The gain cell determines the distortion and noise characteristics, and the phone system specifications here are very loose. These specs could have been met with a simple operational transconductance multiplier, or OTA, but the gain of an OTA is proportional to temperature and this is very undesirable. Therefore, a linearized transconductance multiplier was designed which is insensitive to temperature and offers low noise and low distortion performance. These features make the circuit useful in audio and data systems as well as in telecommunications systems.




Figure 5. Restricted dynamic range channel

BASIC CIRCUIT HOOK-UP AND OPERATION

Figure 6 shows the block diagram of one half of the chip, (there are two identical channels on the IC). The full-wave averaging rectifier provides a gain control current, I_G, for the variable gain (Δ G) cell. The output of the Δ G cell is a current which is fed to the summing node of the operational amplifier. Resistors are provided to establish circuit gain and set the output DC bias.




Figure 6. Chip block diagram (1 of 2 channels)

The circuit is intended for use in single power supply systems, so the internal summing nodes must be biased at some voltage above ground. An internal band gap voltage reference provides a very stable, low noise 1.8 V reference denoted V_{REF}. The non-inverting input of the op amp is tied to V_{REF}, and the summing nodes of the rectifier and ΔG cell (located at the right of R1 and R2) have the same potential. The THD_TRIM pin is also at the V_{REF} potential.

Figure 7 shows how the circuit is hooked up to realize an expander. The input signal, V_{IN} , is applied to the inputs of both the rectifier and the ΔG cell. When the input signal drops by 6 dB, the gain control current will drop by a factor of 2, and so the gain will drop 6 dB. The output level at V_{OUT} will thus drop 12 dB, giving us the desired 2-to-1 expansion.




Figure 7. Basic expander

Figure 8 shows the hook-up for a compressor. This is essentially an expander placed in the feedback loop of the op amp. The ΔG cell is set-up to provide AC feedback only, so a separate DC feedback loop is provided by the two R_{DC} and C_{DC}. The values of R_{DC} will determine the DC bias at the output of the op amp. The output will bias to:

$$V_{OUT} DC = 1 + \frac{R_{DC1} + R_{DC2}}{R_4}$$
$$V_{REF} = \left(1 + \frac{R_{DC TOT}}{30 \text{ k}}\right) 1.8 \text{ V}$$

The output of the expander will bias up to:

$$V_{OUT} DC = 1 + \frac{\kappa_3}{R_4} V_{REF}$$

 $V_{REF} = \left(1 + \frac{20 \text{ k}}{30 \text{ k}}\right) 1.8 \text{ V} = 3.0 \text{ V}$

The output will bias to 3.0 V when the internal resistors are used. External resistors may be placed in series with R3, (which will affect the gain), or in parallel with R4 to raise the DC bias to any desired value.




Figure 8. Basic compressor

CIRCUIT DETAILS—RECTIFIER

Figure 9 shows the concept behind the full-wave averaging rectifier. The input current to the summing node of the op amp, $V_{IN}R_1$, is supplied by the output of the op amp. If we can mirror the op amp output current into a unipolar current, we will have an ideal rectifier. The output current is averaged by R5, C_R , which set the averaging time constant, and then mirrored with a gain of 2 to become I_G , the gain control current.




Figure 9. Rectifier concept

Figure 10 shows the rectifier circuit in more detail. The op amp is a one-stage op amp, biased so that only one output device is on at a time. The non-inverting input, (the base of Q1), which is shown grounded, is actually tied to the internal 1.8 V $V_{\mbox{\scriptsize REF}}$. The inverting input is tied to the op amp output, (the emitters of Q5 and Q6), and the input summing resistor R1. The single diode between the bases of Q5 and Q6 assures that only one device is on at a time. To detect the output current of the op amp, we simply use the collector currents of the output devices Q5 and Q6. Q6 will conduct when the input swings positive and Q5 conducts when the input swings negative. The collector currents will be in error by the α of Q5 or Q6 on negative or positive signal swings, respectively. ICs such as this have typical NPN β s of 200 and PNP β s of 40. The α 's of 0.995 and 0.975 will produce errors of 0.5% on negative swings and 2.5% on positive swings. The 1.5% average of these errors yields a mere 0.13 dB gain error.




Figure 10. Simplified rectifier schematic

NE570

At very low input signal levels the bias current of Q2, (typically 50 nA), will become significant as it must be supplied by Q5. Another low level error can be caused by DC coupling into the rectifier. If an offset voltage exists between the V_{IN} input pin and the base of Q2, an error current of V_{OS}/R1 will be generated. A mere 1 mV of offset will cause an input current of 100 nA, which will produce twice the error of the input bias current. For highest accuracy, the rectifier should be coupled into capacitively. At high input levels the β of the PNP Q6 will begin to suffer, and there will be an increasing error until the circuit saturates. Saturation can be avoided by limiting the current into the rectifier input to 250 µA. If necessary, an external resistor may be placed in series with R1 to limit the current to this value. Figure 11 shows the rectifier accuracy versys input level at a frequency of 1 kHz.




Figure 11. Rectifier accuracy

At very high frequencies, the response of the rectifier will fall off. The roll-off will be more pronounced at lower input levels due to the increasing amount of gain required to switch between Q5 or Q6 conducting. The rectifier frequency response for input levels of 0 dBm, -20 dBm, and -40 dBm is shown in Figure 12. The response at all three levels is flat to well above the audio range.




Figure 12. Rectifier frequency response versus input level

VARIABLE GAIN CELL

Figure 13 is a diagram of the variable gain cell. This is a linearized two-quadrant transconductance multiplier. Q1, Q2 and the op amp provide a predistorted drive signal for the gain control pair, Q3 and Q4. The gain is controlled by I_G and a current mirror provides the output current.

The op amp maintains the base and collector of Q1 at ground potential (V_{REF}) by controlling the base of Q2. The input current I_{IN} (= V_{IN}/R2) is thus forced to flow through Q1 along with the current I₁, so I_{C1} = I₁ + I_{IN}. Since I₂ has been set at twice the value of I₁, the current through Q2 is:

 $I_2 - (I_1 + I_{IN}) = I_1 - I_{IN} = I_{C2}.$

The op amp has thus forced a linear current swing between Q1 and Q2 by providing the proper drive to the base of Q2. This drive signal will be linear for small signals, but very non-linear for large signals, since it is compensating for the non-linearity of the differential pair, Q1 and Q2, under large signal conditions.




Figure 13. Simplified $\triangle G$ Cell Schematic

The key to the circuit is that this same predistorted drive signal is applied to the gain control pair, Q3 and Q4. When two differential pairs of transistors have the same signal applied, their collector current ratios will be identical regardless of the magnitude of the currents. This gives us:

$$\frac{I_{C1}}{I_{C2}} = \frac{I_{C4}}{I_{C3}} = \frac{I_1 + I_{IN}}{I_1 - I_{IN}}$$

plus the relationships I_G = I_{C3} + I_{C4} and I_{OUT} = I_{C4} – I_{C3} will yield the multiplier transfer function,

$$I_{OUT} = \frac{I_G}{I_1} I_{IN} = \frac{V_{IN}I_G}{R_2I_1}$$

This equation is linear and temperature-insensitive, but it assumes ideal transistors.

If the transistors are not perfectly matched, a parabolic, non-linearity is generated, which results in second harmonic distortion. Figure 14 gives an indication of the magnitude of the distortion caused by a given input level and offset voltage. The distortion is linearly proportional to the magnitude of the offset and the input level. Saturation of the gain cell occurs at a +8dBm level. At a nominal operating level of 0dBm, a 1mV offset will yield 0.34% of second harmonic distortion. Most circuits are somewhat better than this,

NE570

which means our overall offsets are typically about mV. The distortion is not affected by the magnitude of the gain control current, and it does not increase as the gain is changed. This second harmonic distortion could be eliminated by making perfect transistors, but since that would be difficult, we have had to resort to other methods. A trim pin has been provided to allow trimming of the internal offsets to zero, which effectively eliminated second harmonic distortion. Figure 15 shows the simple trim network required.




Figure 14. ΔG Cell distortion versus offset voltage




Figure 15. THD Trim network

Figure 16 shows the noise performance of the ΔG cell. The maximum output level before clipping occurs in the gain cell is plotted along with the output noise in a 20 kHz bandwidth. Note that the noise drops as the gain is reduced for the first 20 dB of gain reduction.

+20 0 MAXIMUM -20 SIGNAL LEVEL 90 dB . 110 dB -40

At high gains, the signal to noise ratio is 90 dB, and the total

dynamic range from maximum signal to minimum noise is 110 dB.




Figure 16. Dynamic range

Control signal feedthrough is generated in the gain cell by imperfect device matching and mismatches in the current sources, I_1 and I_2 . When no input signal is present, changing I_G will cause a small output signal. The distortion trim is effective in nulling out any control signal feedthrough, but in general, the null for minimum feedthrough will be different than the null in distortion. The control signal feedthrough can be trimmed independently of distortion by tying a current source to the ΔG input pin. This effectively trims I₁. Figure 17 shows such a trim network.




Figure 17. Control signal feedthrough

2003 Apr 03 Downloaded from Elcodis.com electronic components distributor

NE570

OPERATIONAL AMPLIFIER

The main op amp shown in the chip block diagram is equivalent to a 741 with a 1 MHz bandwidth. Figure 18 shows the basic circuit. Split collectors are used in the input pair to reduce g_M , so that a small compensation capacitor of just 10 pF may be used. The output stage, although capable of output currents in excess of 20 mA, is biased for a low quiescent current to conserve power. When driving heavy loads, this leads to a small amount of crossover distortion.




Figure 18. Operational amplifier

RESISTORS

Inspection of the gain equations in Figures 7 and 8 will show that the basic compressor and expander circuit gains may be set entirely by resistor ratios and the internal voltage reference. Thus, any form of resistors that match well would suffice for these simple hook-ups, and absolute accuracy and temperature coefficient would be of no importance. However, as one starts to modify the gain equation with external resistors, the internal resistor accuracy and tempco become very significant. Figure 19 shows the effects of temperature on the diffused resistors which are normally used in integrated circuits, and the ion-implanted resistors which are used in this circuit. Over the critical 0 °C to +70 °C temperature range, there is a 10-to-1 improvement in drift from a 5% change for the diffused resistors, to a 0.5% change for the implemented resistors. The implanted resistors have another advantage in that they can be made $^{1\!/}_{7}$ the size of the diffused resistors due to the higher resistivity. This saves a significant amount of chip area.





Figure 19. Resistance versus temperature

NE570



REVISION HISTORY

Rev	Date	Description	
_3	20030403	Product data (9397 750 11356). ECN 853-2421 29759 of 03 April 2003. Supersedes data for part-type NE570 included in Product specification NE570/571/SA571 of June 7, 1990.	
		Modifications:	
		 Remove all data for part types NE571 and SA571. 	
	19900607	Included in Product specification data sheet NE570/571/SA571. ECN 853-0812 99768.	
	19861114	Included in Product specification data sheet NE570/571/SA571. ECN 853-0812 86558.	

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax

sales.addresses@www.semiconductors.philips.com

For sales offices addresses send e-mail to:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 04-03

9397 750 11356

Let's make things better.

Document order number:





