

BUK9237-55A

TrenchMOS™ logic level FET

Rev. 02 — 14 February 2002

Product data

1. Description

N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS™¹ technology, featuring very low on-state resistance.

Product availability:

BUK9237-55A in SOT428 (D-PAK).

2. Features

- TrenchMOS™ technology
- Q101 compliant
- 175 °C rated
- Logic level compatible.

3. Applications

- Automotive and general purpose power switching:
 - ◆ 12 V and 24 V loads
 - ◆ Motors, lamps and solenoids.

4. Pinning information

Table 1: Pinning - SOT428 (D-PAK), simplified outline and symbol

| Pin | Description | Simplified outline | Symbol |
|-----|--|--------------------|--------|
| 1 | gate (g) | | |
| 2 | drain (d) [1] | | |
| 3 | source (s) | | |
| mb | mounting base; connected to drain (d) | | |

Top view MBK091

SOT428 (D-PAK)

[1] It is not possible to make connection to pin 2 of the SOT428 package.

1. TrenchMOS is a trademark of Koninklijke Philips Electronics N.V.



PHILIPS

5. Quick reference data

Table 2: Quick reference data


| Symbol | Parameter | Conditions | Typ | Max | Unit |
|-------------------|----------------------------------|--|-----|-----|------|
| V _{DS} | drain-source voltage (DC) | | - | 55 | V |
| I _D | drain current (DC) | T _{mb} = 25 °C; V _{GS} = 5 V | - | 32 | A |
| P _{tot} | total power dissipation | T _{mb} = 25 °C | - | 77 | W |
| T _j | junction temperature | | - | 175 | °C |
| R _{DSon} | drain-source on-state resistance | T _j = 25 °C; V _{GS} = 5 V; I _D = 15 A | 31 | 37 | mΩ |
| | | T _j = 25 °C; V _{GS} = 4.5 V; I _D = 15 A | - | 38 | mΩ |
| | | T _j = 25 °C; V _{GS} = 10 V; I _D = 15 A | 28 | 33 | mΩ |

6. Limiting values

Table 3: Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-----------------------------|---------------------------------|---|-----|------|------|
| V _{DS} | drain-source voltage (DC) | | - | 55 | V |
| V _{DGR} | drain-gate voltage (DC) | R _{GS} = 20 kΩ | - | 55 | V |
| V _{GS} | gate-source voltage (DC) | | - | ±15 | V |
| I _D | drain current (DC) | T _{mb} = 25 °C; V _{GS} = 5 V; Figure 2 and 3 | - | 32 | A |
| | | T _{mb} = 100 °C; V _{GS} = 5 V; Figure 2 | - | 22 | A |
| I _{DM} | peak drain current | T _{mb} = 25 °C; pulsed; t _p ≤ 10 μs; Figure 3 | - | 129 | A |
| P _{tot} | total power dissipation | T _{mb} = 25 °C; Figure 1 | - | 77 | W |
| T _{stg} | storage temperature | | -55 | +175 | °C |
| T _j | operating junction temperature | | -55 | +175 | °C |
| Source-drain diode | | | | | |
| I _{DR} | reverse drain current (DC) | T _{mb} = 25 °C | - | 32 | A |
| I _{DRM} | peak reverse drain current | T _{mb} = 25 °C; pulsed; t _p ≤ 10 μs | - | 129 | A |
| Avalanche ruggedness | | | | | |
| W _{DSS} | non-repetitive avalanche energy | unclamped inductive load; I _D = 32 A; V _{DS} ≤ 30 V; V _{GS} = 5 V; R _{GS} = 50 Ω; starting T _j = 25 °C | - | 76 | mJ |




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature.



V_{GS} ≥ 4.5 V

Fig 2. Continuous drain current as a function of mounting base temperature.



T_{mb} = 25 °C; I_{DM} is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

7. Thermal characteristics

Table 4: Thermal characteristics

| Symbol | Parameter | Conditions | Value | Unit |
|----------------|---|------------|-------|------|
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | | 71.4 | K/W |
| $R_{th(j-mb)}$ | thermal resistance from junction to mounting base | Figure 4 | 1.94 | K/W |

7.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.

8. Characteristics

Table 5: Characteristics


$T_j = 25\text{ °C}$ unless otherwise specified

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|----------------------------------|--|-----|------|------|---------------|
| Static characteristics | | | | | | |
| $V_{(BR)DSS}$ | drain-source breakdown voltage | $I_D = 0.25\text{ mA}; V_{GS} = 0\text{ V}$ | | | | |
| | | $T_j = 25\text{ °C}$ | 55 | - | - | V |
| | | $T_j = -55\text{ °C}$ | 50 | - | - | V |
| $V_{GS(th)}$ | gate-source threshold voltage- | $I_D = 1\text{ mA}; V_{DS} = V_{GS};$ Figure 9 | | | | |
| | | $T_j = 25\text{ °C}$ | 1 | 1.5 | 2 | V |
| | | $T_j = 175\text{ °C}$ | 0.5 | - | - | V |
| | | $T_j = -55\text{ °C}$ | - | - | 2.3 | V |
| I_{DSS} | drain-source leakage current | $V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V}$ | | | | |
| | | $T_j = 25\text{ °C}$ | - | 0.05 | 10 | μA |
| | | $T_j = 175\text{ °C}$ | - | - | 500 | μA |
| I_{GSS} | gate-source leakage current | $V_{GS} = \pm 10\text{ V}; V_{DS} = 0\text{ V}$ | - | 2 | 100 | nA |
| $R_{DS(on)}$ | drain-source on-state resistance | $V_{GS} = 5\text{ V}; I_D = 15\text{ A};$ Figure 7 and 8 | | | | |
| | | $T_j = 25\text{ °C}$ | - | 31 | 37 | m Ω |
| | | $T_j = 175\text{ °C}$ | - | - | 74 | m Ω |
| | | $V_{GS} = 4.5\text{ V}; I_D = 15\text{ A}$ | - | - | 38 | m Ω |
| | | $V_{GS} = 10\text{ V}; I_D = 15\text{ A}$ | - | 28 | 33 | m Ω |
| Dynamic characteristics | | | | | | |
| $Q_{g(tot)}$ | total gate charge | $V_{GS} = 5\text{ V}; V_{DD} = 44\text{ V};$ | - | 17.6 | - | nC |
| Q_{gs} | gate-to-source charge | $I_D = 15\text{ A};$ Figure 14 | - | 2.9 | - | nC |
| Q_{gd} | gate-to-drain (Miller) charge | | - | 9.2 | - | nC |
| C_{iss} | input capacitance | $V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V};$ | - | 927 | 1236 | pF |
| C_{oss} | output capacitance | $f = 1\text{ MHz};$ Figure 12 | - | 151 | 181 | pF |
| C_{rss} | reverse transfer capacitance | | - | 96 | 131 | pF |
| $t_{d(on)}$ | turn-on delay time | $V_{DD} = 30\text{ V}; R_L = 1.2\text{ }\Omega;$ | - | 6 | - | ns |
| t_r | rise time | $V_{GS} = 5\text{ V}; R_G = 10\text{ }\Omega$ | - | 36 | - | ns |
| $t_{d(off)}$ | turn-off delay time | | - | 95 | - | ns |
| t_f | fall time | | - | 73 | - | ns |
| L_d | internal drain inductance | measured from drain to centre of die | - | 2.5 | - | nH |
| L_s | internal source inductance | measured from source lead to source bond pad | - | 7.5 | - | nH |

Table 5: Characteristics...continued


$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------------|--------------------------------------|---|-----|------|-----|------|
| Source-drain diode | | | | | | |
| V_{SD} | source-drain (diode forward) voltage | $I_S = 15\text{ A}$; $V_{GS} = 0\text{ V}$; Figure 15 | - | 0.85 | 1.2 | V |
| t_{rr} | reverse recovery time | $I_S = 20\text{ A}$; $dI_S/dt = -100\text{ A}/\mu\text{s}$ | - | 42 | - | ns |
| Q_r | recovered charge | $V_{GS} = -10\text{ V}$; $V_{DS} = 30\text{ V}$ | - | 83 | - | nC |




$T_j = 25\text{ }^\circ\text{C}$; $t_p = 300\text{ }\mu\text{s}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




$T_j = 25\text{ }^\circ\text{C}$; $I_D = 15\text{ A}$

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.




$T_j = 25\text{ }^\circ\text{C}$

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




$$a = \frac{R_{DSon}}{R_{DSon}(25^\circ\text{C})}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_j = 25 \text{ }^{\circ}C; V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




$T_j = 25 \text{ }^{\circ}C; V_{DS} = 25 \text{ V}$

Fig 11. Forward transconductance as a function of drain current; typical values.




$V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.




$V_{DS} = 25\text{ V}$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.



$T_J = 25\text{ }^\circ\text{C}; I_D = 15\text{ A}$

Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values.



$V_{GS} = 0\text{ V}$

Fig 15. Reverse diode current as a function of reverse diode voltage; typical values.

9. Package outline

Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped)

SOT428




Fig 16. SOT428 (D-PAK).

10. Revision history

Table 6: Revision history

| Rev | Date | CPCN | Description |
|-----|----------|------|--|
| 02 | 20020214 | - | Product specification, second version, supersedes Rev 01 of 20000905 <ul style="list-style-type: none">• V_{GS} value of ± 10 V updated to ± 15 V in table 6, Limiting values. |
| 01 | 20000905 | - | Product specification, initial version. |

11. Data sheet status

| Data sheet status ^[1] | Product status ^[2] | Definition |
|----------------------------------|-------------------------------|--|
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

12. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

13. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

Contents

| | | |
|-----|---------------------------------------|----|
| 1 | Description | 1 |
| 2 | Features | 1 |
| 3 | Applications | 1 |
| 4 | Pinning information | 1 |
| 5 | Quick reference data | 2 |
| 6 | Limiting values | 2 |
| 7 | Thermal characteristics | 4 |
| 7.1 | Transient thermal impedance | 4 |
| 8 | Characteristics | 5 |
| 9 | Package outline | 9 |
| 10 | Revision history | 10 |
| 11 | Data sheet status | 11 |
| 12 | Definitions | 11 |
| 13 | Disclaimers | 11 |

© Koninklijke Philips Electronics N.V. 2002.
Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 14 February 2002

Document order number: 9397 750 09134



PHILIPS

Let's make things better.