

## MM54HC03/MM74HC03 Quad 2-Input Open Drain NAND Gate

#### **General Description**


These NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 54HC/74HC logic family is functionally as well as pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

As with standard 54HC/74HC push-pull outputs there are diodes to both  $V_{CC}$  and ground. Therefore the output should not be pulled above  $V_{CC}$  as it would be clamped to one diode voltage above  $V_{CC}$ . This diode is added to enhance electrostatic protection.

#### **Features**

- Typical propagation delay: 12 ns
- Wide power supply range: 2–6V
- Low quiescent current: 20 µA maximum (74HC Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads

# 



©1995 National Semiconductor Corporation TL/F/5295

RRD-B30M105/Printed in U. S. A.

MM54HC03/MM74HC03 Quad 2-Input Open Drain NAND Gate

January 1988

#### Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-0.5 to +7.0V

±20 mA

 $\pm$  25 mA

 $\pm$  50 mA

600 mW

500 mW

260°C

-1.5 to  $V_{CC}\!+\!1.5V$ 

-0.5 to  $V_{CC}\!+\!0.5V$ 

-65°C to +150°C

Supply Voltage (V<sub>CC</sub>)

DC Input Voltage (VIN)

Power Dissipation (P<sub>D</sub>) (Note 3)

S.O. Package only

DC Output Voltage (V<sub>OUT</sub>)

Clamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>)

DC Output Current, per pin (I<sub>OUT</sub>)

DC V<sub>CC</sub> or GND Current, per pin (I<sub>CC</sub>)

Lead Temp. (T<sub>L</sub>) (Soldering 10 seconds)

Storage Temperature Range (T<sub>STG</sub>)

#### **Operating Conditions**

	Min	Мах	Units	
Supply Voltage (V <sub>CC</sub> )	2	6	V	
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V	
Operating Temp. Range (T <sub>A</sub> )				
MM74HC	-40	+85	°C	
MM54HC	-55	+125	°C	
Input Rise or Fall Times				
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns	
$V_{CC} = 4.5V$		500	ns	
V <sub>CC</sub> =6.0V		400	ns	

#### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = - 40 to 85°C	54HC T <sub>A</sub> =-55 to 125°C	Units
				Тур		Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V V
V <sub>OL</sub>	Minimum Low Level Output Voltage	$V_{IN} = V_{IH}$ $ I_{OUT}  \le 20 \ \mu A$ $R_L = \infty$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V
I <sub>LKG</sub>	Maximum High Level Output Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC}$	6.0V		0.5	5	10	μA
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
ICC	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA	6.0V		2.0	20	40	μA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. Note 4: For a power supply of 5V  $\pm$  10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

\*\*V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $v_{CC}{=}5V,T_A{=}25^\circ\text{C},C_L{=}15\text{pF},t_r{=}t_f{=}6\text{ns}$									
Symbo	ol –	Parameter	Conditions	Тур	Guaranteed Limit	Units			
t <sub>PZL</sub> , t <sub>P</sub>	Z	Maximum Propagation Delay	$R_L = 1 K\Omega$	10	20	ns			


### **AC Electrical Characteristics**

 $V_{CC}{=}\,2.0V$  to 6.0V,  $C_L{=}\,50$  pF,  $t_r{=}\,t_f{=}\,6$  ns (unless otherwise specified)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = - 40 to 85°C	54HC T <sub>A</sub> = - 55 to 125°C	Units
				Тур	Guaranteed Limits			
t <sub>PLZ</sub> , t <sub>PZL</sub>	Maximum Propagation	$R_L = 1 K\Omega$	2.0V	63	125	158	186	ns
	Delay		4.5V	13	25	32	37	ns
			6.0V	11	21	27	32	ns
t <sub>THL</sub>	Maximum Output		2.0V	30	75	95	110	ns
	Fall Time		4.5V	8	15	19	22	ns
			6.0V	7	13	16	19	ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per gate)		20				pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ . The power dissipated by  $R_L$  is not included.

3



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.