# PAL22V10 Family, AmPAL22V10/A

## 24-Pin TTL Versatile PAL Device

#### DISTINCTIVE CHARACTERISTICS

- As fast as 7.5-ns propagation delay and 91 MHz f<sub>MAX</sub> (external)
- 10 Macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions

#### **GENERAL DESCRIPTION**

The PAL22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PAL22V10 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be proGlobal asynchronous reset and synchronous preset for initialization

Advanced


Micro

Devices

- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-Pin SKINNYDIP, 24-pin Flatpack and 28-pin PLCC and LCC packages save space

grammed as registered or combinatorial, and active high or active low. The output configuration is determined by two fuses controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PAL22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.




#### **BLOCK DIAGRAM**

Issue Date: February 1996

#### **CONNECTION DIAGRAMS**


**Top View** 

#### SKINNYDIP/FLATPACK



16559C-2

### PLCC/LCC



#### Note:

Pin 1 is marked for orientation.


#### **PIN DESIGNATIONS**

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- Vcc = Supply Voltage

## **ORDERING INFORMATION**

#### **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



- -10 = 10 ns tPD-15 = 15 ns tPD
- $A = 25 \text{ ns t}_{PD}$

А	=	25	ns	τPC

Valid Combinations				
PAL22V10-7				
PAL22V10-10				
PAL22V10-15	PC, JC			
AmPAL22V10A				

#### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The PAL22V10 allows the systems engineer to implement a design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PAL22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits  $S_0 - S_1$ . Multiplexer controls initially are connected to ground (0) through a programmable fuse, selecting the "0" path through the multiplexer. Programming the fuse disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit.

### Variable Input/Output Pin Ratio

The PAL22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to  $V_{CC}$  or GND.




Figure 1. Output Logic Macrocell Diagram

## **Registered Output Configuration**

Each macrocell of the PAL22V10 includes a D-type flipflop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from  $\overline{Q}$  of the flip-flop.

## **Combinatorial I/O Configuration**

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop  $(S_1 = 1)$ . In the combinatorial configuration the feedback is from the pin.




Figure 2. Macrocell Configuration Options

### **Programmable Three-State Outputs**

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

## **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions.

## **Preset/Reset**

For initialization, the PAL22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

#### **Power-Up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL22V10 will depend on the programmed output polarity. The V<sub>CC</sub> rise must be monotonic and the reset delay time is 1000 ns maximum.

### **Register Preload**

The register on the PAL22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## **Security Fuse**

After programming and verification, a PAL22V10 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed, and preload will be disabled.

### Programming

The PAL22V10 can be programmed on standard logic programmers. Approved programmers are listed at the end of this data book.

#### **Quality and Testability**


The PAL22V10 offers a very high level of built-in quality. Extra programmable fuses, test words and test columns provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

#### Technology

The AmPAL22V10A is fabricated with AMD's diffusionisolated bipolar process. The array connections are formed with highly reliable PtSi fuse.

The PAL22V10-15, -10 and -7 are fabricated with AMD's diffusion-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with PtSi fuses on the -15, and TiW fuses on the -7 and -10 for reliable operation.

### LOGIC DIAGRAM SKINNYDIP (PLCC/LCC) Pinouts



Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES** Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +75°C
Supply Voltage (V <sub>CC</sub> ) with Respect to Ground $\ldots $ +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$	2.4		V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$		0.5	V
Vih	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
VI	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}, \text{ Vcc} = \text{Min}$		-1.2	V
Ιн	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)		25	μA
lı∟	Input LOW Current		iput LK	<u>–100</u> –150	μA
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Іоzн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$		-100	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		220	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	6	_
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	TA = 25°C f = 1 MHz	5	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Desc	ription		Min (Note 3)	Max	Unit
t <sub>PD</sub>	Input or Feedbac	k to Combinatorial Output		1	7.5	ns
ts	Setup Time from	Input, Feedback or SP to Clo	ck	5		ns
tн	Hold Time			0		ns
tco	Clock to Output			1	6	ns
<b>t</b> SKEWR	Skew Between Registered Outputs (Note 5)				1	ns
t <sub>AR</sub>	Asynchronous Re	nchronous Reset to Registered Output			12	ns
tarw	Asynchronous Reset Width			8		ns
tarr	Asynchronous Reset Recovery Time			8		ns
tspr	Synchronous Pre	set Recovery Time		5		ns
twL	Clock Width	LOW		4		ns
twн		HIGH		4		ns
	Maximum	External Feedback	1/(t <sub>S</sub> + t <sub>CO</sub> )	91		MHz
fmax	Frequency	Internal Feedback (fCNT)	1/(ts + tcr) (Note 6)	100		MHz
	(Note 4)	No Feedback	1/(twн + tw∟)	125		MHz
tEA	Input to Output Enable Using Product Term Control				8	ns
ter	Input to Output D	isable Using Product Term C	ontrol		7.5	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. Output delay minimums are measured under best-case conditions.

4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

5. Skew is measured with all outputs switching in the same direction.

6.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES** Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +75°C
Supply Voltage (V <sub>CC</sub> ) with Respect to Ground $\dots +4.75$ V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Test Conditions		Мах	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$		2.4		V
Vol	Output LOW Voltage	$I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$			0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
VI	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min			-1.2	V
Ін	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)			25	μΑ
lı∟	Input LOW Current	VIN = 0.4 V, VCC = Max	VIN = 0.4 V, Vcc = Max Input		-100	μA
		(Note 2)	CLK		-150	μΛ
li	Maximum Input Current	VIN = 5.5 V, Vcc = Max			1	mA
Іогн	Off-State Output Leakage Current HIGH	$V_{OUT} = 2.7 V$ , $V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$			100	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)			-100	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (IOUT = 0 m/ Vcc = Max	A)		180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 V$  has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	6	~ [
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	$T_A = 25^{\circ}C$ f = 1 MHz	5	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

#### SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Desci	iption		Min (Note 3)	Max	Unit
tpD	Input or Feedback	to Combinatorial Output		1	10	ns
ts	Setup Time from	nput, Feedback or SP to Clo	ck	7		ns
tн	Hold Time			0		ns
tco	Clock to Output			1	7	ns
t <sub>AR</sub>	Asynchronous Re	set to Registered Output			15	ns
tarw	Asynchronous Re	s Reset Width				ns
tarr	Asynchronous Re	ynchronous Reset Recovery Time				ns
tspr	Synchronous Pres	set Recovery Time		8		ns
tw∟		LOW		5		ns
twн	Clock Width	HIGH		5		ns
	Maximum	External Feedback	1/(ts + tco)	71		MHz
fmax	Frequency	Internal Feedback (fCNT)	1/(ts + tcr) (Note 5)	80		MHz
(Note 4)	No Feedback	1/(twH + twL)	100		MHz	
tEA	Input to Output Enable Using Product Term Control			11	ns	
t <sub>ER</sub>	Input to Output Disable Using Product Term Control				9	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. Output delay minimums are measured under best-case conditions.

4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .

Storage Temperature $\dots -65^{\circ}C$ to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage –0.5 V to Vcc + 0.5 V
DC Input Current
DC Output or I/O Pin Voltage0.5 V to Vcc + 0.5 V Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES** Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +75°C
Supply Voltage (V <sub>CC</sub> ) with Respect to Ground

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$	2.4		V
Vol	Output LOW Voltage	IoL = 16 mA VIN = VIH or VIL VCC = Min		0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vi	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}, \text{ Vcc} = \text{Min}$		-1.2	V
Іін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μΑ
١L	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-100	μA
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Іоzн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μA
Iozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4 \text{ V}, \text{ V}_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		-100	μA
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (I <sub>OUT</sub> = 0 mA) V <sub>CC</sub> = Max		180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	V <sub>CC</sub> = 5.0 V	9	
			$T_A = 25^{\circ}C$	6	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	5	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Desc	ription	Min (Note 3)	Мах	Unit	
tPD	Input or Feedbac	ck to Combinatorial Output			15	ns
ts	Setup Time from	Input, Feedback or SP to Clo	ck	10		ns
tн	Hold Time			0		ns
tco	Clock to Output				10	ns
tar	Asynchronous R	eset to Registered Output			20	ns
tarw	Asynchronous R	eset Width		15		ns
tARR	Asynchronous Reset Recovery Time			10		ns
tSPR	Synchronous Pre	eset Recovery Time		10		ns
tw∟	Clock Width	LOW		6		ns
twн		HIGH		6		ns
	Maximum	External Feedback	1/(t <sub>S</sub> + t <sub>CO</sub> )	50		MHz
fMAX	Frequency	Internal Feedback (f <sub>CNT</sub> )	1/(t <sub>S</sub> + t <sub>CF</sub> ) (Note 5)	80		MHz
	(Note 4) No Feedback 1/(twH + twL)			83		MHz
tEA	Input to Output Enable Using Product Term Control				15	ns
ter	Input to Output D	Disable Using Product Term Co	ontrol		15	ns

Notes:

2. See Switching Test Circuit for test conditions.

- 3. Output delay minimums are measured under best-case conditions.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_{S}$ .

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Input Current
DC Output or I/O Pin Voltage $\hdots\hdot$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES** Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> ) Operating in Free Air 0°C to +75°C
Supply Voltage (V <sub>CC</sub> ) with Respect to Ground $\dots +4.75$ V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$	2.4		V
Vol	Output LOW Voltage	IOL = 16 mA VIN = VIH or VIL VCC = Min		0.5	V
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
VI	Input Clamp Voltage	$I_{IN} = -18 \text{ mA}, \text{ Vcc} = \text{Min}$		-1.2	V
Iн	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μA
lı∟	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-100	μΑ
h	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Іоzн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μA
lozl	Off-State Output Leakage Current LOW	$V_{OUT} = 0.4 \text{ V}, \text{ V}_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		-100	μA
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30	-90	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (IoUT = 0 mA) V <sub>CC</sub> = Max		180	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	11	
			$T_A = 25^{\circ}C$	6	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	9	·

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)


Parameter Symbol	Parameter Description				Мах	Unit
t <sub>PD</sub>	Input or Feedbac	ck to Combinatorial Outpu	ıt		25	ns
ts	Setup Time from	Input, Feedback or SP to	o Clock	20		ns
tн	Hold Time			0		ns
tco	Clock to Output				15	ns
tar	Asynchronous Reset to Registered Output				30	ns
tarw	Asynchronous Reset Width			25		ns
tarr	Asynchronous Reset Recovery Time			35		ns
tspr	Synchronous Pre	eset Recovery Time		20		ns
tw∟	Clock Width	LOW		15		ns
twн		HIGH		15		ns
fmax	Maximum Frequency (Note 3)	External Feedback	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )			MHz
tEA	Input to Output Enable Using Product Term Control				25	ns
ter	Input to Output E	Disable Using Product Ter	rm Control		25	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

## SWITCHING WAVEFORMS



Asynchronous Reset

**Synchronous Preset** 


#### Notes:

- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 4 ns typical.

## **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
$\sum   \qquad $	Does Not Apply	Center Line is High- Impedance "Off" State
		KS000010-PAL


## SWITCHING TEST CIRCUIT



			Commercial		Measured
Specification	<b>S</b> 1	C∟	R1	R2	Output Value
tPD, tCO	Closed			All except -7:	1.5 V
tea	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	50 pF	300 Ω	390 Ω	1.5 V
ter	$H \rightarrow Z$ : Open L $\rightarrow Z$ : Closed	5 pF		-7: 300 Ω	$\label{eq:hold_opt} \begin{array}{l} H \rightarrow Z: \ V_{OH} - 0.5 \ V \\ L \rightarrow Z: \ V_{OL} + 0.5 \ V \end{array}$


#### **MEASURED SWITCHING CHARACTERISTICS for the PAL22V10-10**

 $V_{CC} = 4.75 \text{ V}, \text{ } T_{A} = 75^{\circ}C \text{ (Note 1)}$ 



tPD vs. Number of Outputs Switching






tPD vs. Load Capacitance

16559C-15


#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where t<sub>PD</sub> may be affected.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS







**Typical Output** 


## **POWER-UP RESET**

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$ 

can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit
tPR	Power-up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Switching Characteristics	
t <sub>WL</sub>	Clock Width LOW		



**Power-Up Reset Waveform**