


5C031 300 GATE CMOS PLD

- High Density, Low Power Replacement for SSI & MSI Devices and Bipolar PLDs.
- Up to 18 Inputs (10 Dedicated & 8 I/O) and 8 Outputs.
- Eight Macrocells with Programmable I/O Architecture.
- tpD = 40 ns (max), 29.4 MHz Pipelined, 22.2 MHz with Feedback
- Low Power Upgrade for All Commonly Used 20-pin PLDs.

- CMOS EPROM Technology Based UV Erasable.
- Programmable "Security Bit" Allows Total Protection of Proprietary Designs
- I_{cc} (standby) 35 mA (max) I_{cc} (10 MHz) 40 mA (max)
- 100% Generically Testable EPROM Logic Control Array.
- 20-pin 0.3" Windowed CERDIP Package (See Packaging Spec., Order # 231369)
- 100% Compatible with EP310



2-232



INTRODUCTION

The Intel 5C031 PLD (Programmable Logic Device) is capable of implementing over 300 equivalent gates of user-customized logic functions through programming. This device can be used to replace bipolar programmable logic arrays and LS TTL and 74HC (CMOS) SSI and MSI logic devices. The 5C031 can also be used as a direct, low-power replacement for almost all common 20-pin fuse-based programmable logic devices. With its flexible programmable I/O architecture, this device has advanced functional capabilities beyond that of typical programmable logic.

The 5C031 PLD uses CMOS EPROM (floating gate) cells as logic control elements instead of fuses. The CMOS EPROM technology reduces power consumption of PLDs to less than 20% of a comparable bipolar device without sacrificing speed performance. In addition, the use of Intel's advanced CMOS II-E EPROM process technology enables greater logic densities to be achieved with superior speed and low-power performance over other comparable devices. EPROM technology allows these devices to be 100% factory tested by programming and erasing all the EPROM logic control elements.

The 5C031 is housed in a windowed 0.3" 20-pin DIP and has the benefits of being an ideal prototyping tool with its highly flexible I/O architecture.

ARCHITECTURE DESCRIPTION

The architecture of the 5C031 is based on the "Sum of Products" PLA (Programmable Logic Array) structure with a programmable AND array feeding into a fixed OR array. This device can accommodate both combinational and sequential logic functions. A proprietary programmable I/O architecture provides individual selection of either combinational or registered output and feedback signals, all with selectable polarity.

The 5C031 contains 10 dedicated inputs as well as 8 input/output pins. These I/O pins can be individually configured to be inputs, outputs or bi-directional I/O pins. Each of these I/O pins is connected to a macrocell. The 5C031 contains 8 identical macrocells organized as shown in Figure 1.

Each macrocell (see Figure 2) consists of a PLA (programmable logic array) block and an I/O architecture block, which contains a "D" type register. The PLA block consists of eight 36-input AND gates (TRUE & COMPLEMENT of 10 dedicated inputs plus the 8 feedback inputs from the eight macrocells), feeding into an OR gate. The output of this PLA block is fed into the I/O architecture block. The different I/O and feedback options that are achievable from the 5C031 I/O block are shown in Figure 3.






Figure 1. 5C031 Architecture






Figure 2. Logic Array Macrocell






Figure 3. 5C031 I/O Architecture Control

20 PIN CMOS COMPATIBILITY

The 5C031 is architected to be a logical superset of most 20 pin bipolar programmable array logic (PAL*) devices. The I/O and logic sections of the 5C031 device can be configured to emulate any of the devices listed below. Designers can make use of this feature by reducing the power of PAL based systems (PLDs are much lower power), replacing multiple PAL inventory items with a single PLD. Designers can also create new 20 pin PLD configurations by utilizing the individual logic and output controls of each macrocell.

List of PAL devices logically compatible with the 5C031.

10H8	16L2
12H6	16L8
14H4	16R8
16H2	16R6
16H8	16R4
16C1	16P8A
10LB	16RP8A
12L6	16RP6A
14L4	16RP4A

^{*}PAL is a registered trademark of Advanced Micro Devices.



Erased-State Configuration

Prior to programming or after erasing, the I/O structure is configured for combinatorial active low output with input (pin) feedback.

ERASURE CHARACTERISTICS

Erasure characteristics of the 5C031 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and certain types of flourescent lamps have wavelengths in the 3000–4000Å. Data shows that constant exposure to room level flourescent lighting could erase the typical 5C031 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 5C031 is to be exposed to these types of lighting conditions for extended periods of time, conductive opaque labels should be placed over the device window to prevent unintentional erasure.

The recommended erasure procedure for the 5C031 is exposure to shortwave ultraviolet light with a wavelength of 2537Å. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of fifteen (15) Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 5C031 should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose the 5C031 can be exposed to without damage is 7258 Wsec/cm² (1 week at 12,000 μ W/cm²). Exposure to high intensity UV light for longer periods may cause permanent damage to the device.

PROGRAMMING CHARACTERISTICS

Initially, and after erasure, all the EPROM control bits of the 5C031 are connected (in the "1" state). Each of the connected control bits are selectively disconnected by programming the EPROM cells into their "0" state. Programming voltage and waveform specifications are available by request from Intel to support programming of the 5C031.

Intelligent Programming Algorithm

The 5C031 supports the intelligent Programming Algorithm which rapidly programs Intel LPDs (and EPROMs) using an efficient and reliable method.

The intelligent Programming Algorithm is particularly suited to the production programming environment. This method greatly decreases the overall programming time while programming reliability is ensured as the incremental program margin of each bit is continually monitored to determine when the bit has been successfully programmed.

FUNCTIONAL TESTING

Since the logical operation of the 5C031 is controlled by EPROM elements, the device is completely testable. Each programmable EPROM bit controlling the internal logic is tested using application-independent test program patterns. After testing, the devices are erased before shipment to customers. No post-programming tests of the EPROM array are required.

The testability and reliability of EPROM-based programmable logic devices is an important feature over similar devices based on fuse technology. Fuse-based programmable logic devices require a user to perform post-programming tests to insure proper programming. These tests must be done at the device level because of the cummulative error effect. For example, a board containing ten devices each possessing a 2% device fallout translates into an 18% fallout at the board level (it should be noted that programming fallout of fuse-based programmable logic devices is typically 2% or higher).

DESIGN RECOMMENDATIONS

For proper operation, it is recommended that all input and output pins be constrained to the voltage range GND < (V_{IN} or V_{OUT}) < V_{CC}. Unused inputs should be tied to an appropriate logic level (e.g. either V_{CC} or GND) to minimize device power consumption. Reserved pins (as indicated in the iPLDS REPORT file) should be left floating (no connect) so that the pin can attain the appropriate logic level. A power supply decoupling capacitor of at least 0.2 μF must be connected directly between V_{CC} and GND pins of the device.

As with all CMOS devices, ESD handling procedures should be used with the 5C031 to prevent damage to the device during programming, assembly, and test.



DESIGN SECURITY

A single EPROM bit provides a programmable design security feature that controls the access to the data programmed into the device. If this bit is set, a proprietary design within the device cannot be copied. This EPROM security bit enables a higher degree of design security than fused-based devices since programmed data within EPROM cells is invisible even to microscopic evaluation. The EPROM security bit, along with all the other EPROM control bits, will be reset by erasing the device.

LATCH-UP IMMUNITY

All of the input, I/O, and clock pins of the 5C031 have been designed to resist latch-up which is inherent in inferior CMOS structures. The 5C031 is designed with Intel's proprietary CMOS II-E EPROM process. Thus, each of the 5C031 pins will not experience latch-up with currents up to 100 mA and voltages ranging from $-1\mbox{V}$ to (V $_{\rm CC}$ + 1V). Furthermore, the programming pin is designed to resist latch-up to the 13.5V maximum device limit.

INTEL PROGRAMMABLE LOGIC SOFTWARE SUPPORT

Full logic compilation and functional simulation for the 5C031 is supported by PLDshell Plus software.

PLDshell Plus design software is Intel's new, userfriendly design tool for μPLD design. PLDshell Plus allows users to incorporate their preferred text editor, programming software, and additional design tools into a easy-to-use, menued design environment that includes Intel's PLDasm logic compiler and simulation software along with disassembly. conversion and translation utilities. The PLDasm compiler and simulator software accepts industrystandard PDS source files that express designs as Boolean equations, truth tables, or state machines. On-line help, datasheet briefs, technical notes, and error message information, along with waveform viewing/printing capability make the design task as easy as possible. PLDshell Plus software is available from Intel Literature channels or from your local Intel sales representative.

Tools that support schematic capture and timing simulation for the 5C031 are available. Please refer to the "Development Tools" section of the Programmable Logic handbook.

The 5C031 is also supported by third-party logic compilers such as ABEL*, CUPL*, PLDesigner*, Log/IC*, etc. Programming support is provided by third-party programmer companies such as Data I/O, Logical Devices, STAG, etc. Please refer to the "Third-Party Support" lists in the *Programmable Logic* handbook for complete information and vendor contacts.

ORDERING INFORMATION

t _{PD} (ns)	t _{CO} (ns)	f _{MAX} (MHz)	Order Code	Package	Operating Range
40	24	29.5	D5C031-40	CERDIP	Commercial
50	28	22.5	D5C031-50	CERDIP	Commercial

^{*}ABEL is a trademark of Data I/O, Corporation. CUPL is a trademark of Logical Devices, Inc. PLDesigner is a trademark of MINC, Inc. Logic/IC is a trademark of ISDATA, Inc.



ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage(1)	-2.0	7.0	٧
V _{PP}	Programming Supply Voltage ⁽¹⁾	-2.0	13.5	>
VI	DC Input Voltage(1)(2)	-0.5	V _{CC} +0.5	٧
t _{stg}	Storage Temperature	-65	+150	°C
tamb	Ambient Temperature(3)	-10	+ 85	°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Voltages with respect to ground.
- 2. Minimum DC input is -0.5V. During transitions, the inputs may undershoot to -2.0V or overshoot to 7.0V for periods less than 20 ns under no load conditions.
- 3. Under bias. Extended temperature versions are also available.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	Supply Voltage	4.75	5.25	٧
V _{IN}	Input Voltage	0	V _{CC}	V
Vo	Output Voltage	0	V _{CC}	٧
T _A	Operating Temperature	0	+ 70	ပ္
t _R	Input Rise Time		500	ns
t _F	Input Fall Time		500	ns

D.C. CHARACTERISTICS $T_A = 0^{\circ}$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$

Symbol	Parameter/Test Conditions	Min	Тур	Max	Unit
V _{IH} (4)	High Level Input Voltage	2.0		V _{CC} + 0.3	٧
V _{IL} (4)	Low Level Input Voltage	-0.3		0.8	٧
V _{OH} ⁽⁵⁾	High Level Output Voltage $I_O = -4.0$ mA D.C., $V_{CC} = min$.	2.4	1		٧
V _{OL}	Low Level Output Voltage I _O = 4.0 mA D.C., V _{CC} = min.			0.45	٧
lt	Input Leakage Current V _{CC} = max., GND < V _{IN} < V _{CC}			±10	μА




D.C. CHARACTERISTICS $T_A = 0^{\circ}$ to $+70^{\circ}$ C, $V_{CC} = 5V \pm 5\%$ (Continued)

Symbol	Parameter/Test Conditions	Min	Тур	Max	Unit
Output Leakage Current $V_{CC} = \text{max., GND} < V_{OUT} < V_{CC}$				±10	μΑ
I _{SC} (6)	Output Short Circuit Current V _{CC} = max., V _{OUT} = 0.5V			10	mA
Power Supply Current V _{CC} = max., V _{IN} = V _{CC} or GND No Load, Input Freq. = 1 MHz Device prog. as 8-bit Ctr.			15	40	mA


NOTES:

- 4. Absolute values with respect to device GND; all over and undershoots due to system or tester noise are included.
- 5. I_O at CMOS levels (3.84V) = -2 mA.
- 6. Not more than 1 output should be tested at a time. Duration of that test must not exceed 1 second.

A.C. TESTING LOAD CIRCUIT



A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. Testing: Inputs are Driven at 3.0V for a Logic "1" and 0V for a Logic "0". Timing Measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0" on inputs. Outputs are measured at a 1.5V point. Device input rise and fall times < 6 ns.

CAPACITANCE

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V, f = 1.0 MHz$			20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V, f = 1.0 MHz			20	pF
C _{CLK}	Clock Pin Capacitance	V _{IN} = 0V, f = 1.0 MHz			20	pF
C _{VPP}	V _{PP} Pin	Pin 11			50	pF



A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, Turbo Bit Programmed(7)

Symbol	From	То	5C031-40 EP310-3			5C031-50 EP310			Unit
			Min	Тур	Max	Min	Тур	Max	
t _{PD}	1/0	Comb. Output			40			50	ns
t _{PZX} (8)	l or I/O	Output Enable			40			50	ns
t _{PXZ} (8)	l or I/O	Output Disable			40			50	ns
t _{CLR}	Asynch Reset	Q Reset			40			50	ns

NOTES:

SYNCHRONOUS CLOCK MODE A.C. CHARACTERISTICS

 $T_A = 0$ °C to +70°C, $V_{CC} = 5.0V \pm 5$ %, Turbo Bit On(7)


Symbol	Parameter	5C031-40 EP310-3			5C031-50 EP310			Unit
		Min	Тур	Max	Min	Тур	Max	
f _{MAX}	Max. Frequency (Pipelined) 1/(t _{CL} + t _{CH})— No Feedback			29.4			22.7	MHz
^f CNT	Max. Count Frequency 1/t _{CNT} — With Internal Feedback			22.2			18.1	MHz
tsu	I/O Setup Time to CLK	30			32			ns
t _H	I or I/O Hold after CLK High	0			0			ns
tco	CLK High to Output Valid			24			28	ns
t _{CNT}	Register Output Feedback to Register Input — Internal Path	45			55			ns
^t CH	CLK High Time	17			22			ns
t _{CL}	CLK Low Time	17			22			ns
t _{SET}	CLK High to Synch. Q Set			24			28	ns

^{7.} Typical Values are at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{V}$, Active Mode 8. t_{PZX} and t_{PXZ} are measured at $\pm 0.5\text{V}$ from steady state voltage as driven by spec. output load. t_{PXZ} is measured with $C_L = 5$ pF.



SWITCHING WAVEFORMS

COMBINATORIAL MODE



SYNCHRONOUS CLOCK MODE

