PAL20R8 Family

24-Pin TTL Programmable Array Logic

**Advanced
Micro
Devices**

DISTINCTIVE CHARACTERISTICS

- 5-ns propagation delay
- Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
- Programmable replacement for high-speed TTL logic
- Power-up reset for initialization
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP® and 28-pin PLCC packages save space

GENERAL DESCRIPTION

The PAL20R8 Family (PAL20L8, PAL20R8, PAL20R6, PAL20R4) includes the PAL20R8-5 Series which is ideal for high-performance applications. The PAL20R8 Family is provided in the standard 24-pin DIP and 28-pin PLCC pinouts.

The devices provide user programmable logic for replacing conventional SSI/LSI gates and flip-flops at a reduced chip cost.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.

AMD's FusionPLD program allows PAL20R8 Family designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.

PRODUCT SELECTOR GUIDE

Device	Dedicated Inputs	Outputs	Product Terms/Output	Feedback	Enable
PAL20L8	14	6 comb. I/Os	7	I/O	prog.
		2 comb. Outputs	7	–	prog.
PAL20R8	12	8 reg.	8	reg.	pin
PAL20R6	12	6 reg.	8	reg.	pin
		2 comb.	7	I/O	prog.
PAL20R4	12	4 reg.	8	reg.	pin
		4 comb.	7	I/O	prog.

BLOCK DIAGRAMS

PAL20L8

INPUTS

14

PROGRAMMABLE
AND ARRAY
(40 X 64)

7   7   7   7   7   7   7   7

O_1 I/O_2 I/O_3 I/O_4 I/O_5 I/O_6 I/O_7 O_8

16490D-1

PAL20R8

CLK   INPUTS $\overline{OE}$

12

PROGRAMMABLE
AND ARRAY
(40 X 64)

8   8   8   8   8   8   8   8

D   D   D   D   D   D   D   D
$\overline{Q}$ Q $\overline{Q}$ Q $\overline{Q}$ Q $\overline{Q}$ Q $\overline{Q}$ Q $\overline{Q}$ Q $\overline{Q}$ Q $\overline{Q}$ Q

O_1 O_2 O_3 O_4 O_5 O_6 O_7 O_8

16490D-2

AMD

BLOCK DIAGRAMS

PAL20R6

INPUTS

CLK

OE

12

PROGRAMMABLE
AND ARRAY
(40 X 64)

7 8 8 8 8 8 8 7

I/O₁ O₂ O₃ O₄ O₅ O₆ O₇ I/O₈

16490D-3

PAL20R4

INPUTS

CLK

OE

12

PROGRAMMABLE
AND ARRAY
(40 X 64)

7 7 8 8 8 8 7 7

I/O₁ I/O₂ O₃ O₄ O₅ O₆ I/O₇ I/O₈

CONNECTION DIAGRAMS
Top View

SKINNYDIP/FLATPACK

16490D-5

Note: Pin 1 is marked for orientation.

PLCC/LCC

JEDEC: Applies to -5, -7, -10, B-2 Series Only

16490D-6

PLCC

Applies to B and A Series Only

16490D-7

LCC

Applies to B and A Series Only

16490D-8

Note	20L8	20R8	20R6	20R4
1	I_0	CLK	CLK	CLK
2	I_{13}	$\overline{OE}$	$\overline{OE}$	$\overline{OE}$
3	O_1	O_1	I/O_1	I/O_1
4	I/O_2	O_2	O_2	I/O_2
5	I/O_3	O_3	O_3	O_3
6	I/O_4	O_4	O_4	O_4
7	I/O_5	O_5	O_5	O_5
8	I/O_6	O_6	O_6	O_6
9	I/O_7	O_7	O_7	I/O_7
10	O_8	O_8	I/O_8	I/O_8

PIN DESIGNATIONS

CLK	=	Clock
GND	=	Ground
I	=	Input
I/O	=	Input/Output
NC	=	No Connect
O	=	Output
$\overline{OE}$	=	Output Enable
Vcc	=	Supply Voltage

◤ AMD

ORDERING INFORMATION
Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

PAL 20 R 8 -5 P C

FAMILY TYPE
PAL = Programmable Array Logic

NUMBER OF ARRAY INPUTS

OUTPUT TYPE
R = Registered
L = Active-low combinatorial

NUMBER OF OUTPUTS

SPEED
-5 = 5 ns tPD
-7 = 7.5 ns tPD
-10 = 10 ns tPD

VERSION
Blank = Revision 1
   /2 = Revision 2

OPTIONAL PROCESSING
Blank = Standard Processing

OPERATING CONDITIONS
C = Commercial (0°C to +75°C)

PACKAGE TYPE
P = 24-Pin (300 mil) Plastic SKINNYDIP (PD3024)
J = 28-Pin Plastic Leaded Chip Carrier (PL 028)
D = 24-Pin (300 mil) Ceramic SKINNYDIP (CD3024)

| Valid Combinations	
PAL20L8-5	
PAL20R8-5	
PAL20R6-5	
PAL20R4-5	PC, JC
PAL20L8-10/2	
PAL20R8-10/2	
PAL20R6-10/2	
PAL20R4-10/2	
PAL20L8-7	
PAL20R8-7	PC, JC, DC
PAL20R6-7	
PAL20R4-7	

Valid Combinations
Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

■ 0257526 0036737 226 ■

ORDERING INFORMATION

Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

PAL 20 R 8 B -2 C NS

FAMILY TYPE
PAL = Programmable Array Logic

NUMBER OF ARRAY INPUTS

OUTPUT TYPE
R = Registered
L = Active-Low Combinatorial

NUMBER OF OUTPUTS

SPEED
B = Very High Speed (15 – 25 ns t_{PD})
A = High speed (25 – 35 ns t_{PD})

POWER
Blank = Full Power (210 mA I_{CC})
  -2 = Half Power (105 mA I_{CC})

OPTIONAL PROCESSING
Blank = Standard Processing

PACKAGE TYPE
NS = 24-Pin 300 mil Plastic SKINNYDIP (PD3024)
FN = 28-Pin Plastic Leaded Chip Carrier (PL 028), JEDEC pinout
NL = 28-Pin Plastic Leaded Chip Carrier (PL 028), non-JEDEC pinout
JS = 24-Pin 300 mil Ceramic SKINNYDIP (CD3024)

OPERATING CONDITIONS
C = Commercial (0°C to +75°C)

Valid Combinations		
PAL20L8	B-2	CNS, CFN, CJS
PAL20R8		
PAL20R6	B, A	CNS, CNL, CJS
PAL20R4		

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with MMI logo.

FUNCTIONAL DESCRIPTION

Standard 24-Pin PAL Family

The standard 24-pin PAL family is comprised of four different devices, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Using any of a number of development packages, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Variable Input/Output Pin Ratio

The registered devices have twelve dedicated input lines, and each combinatorial output is an I/O pin. The PAL20L8 has fourteen dedicated input lines, and only six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock input.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL20R8 Family will be HIGH due to the active-low outputs. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The register on the AMD marked 20R8, 20R6, and 20R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Fuse

After programming and verification, a PAL20R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is intact.

Quality and Testability

The PAL20R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The PAL20R8-5, -7 and 10/2 are fabricated with AMD's oxide isolated process. The array connections are formed with highly reliable PtSi fuses. The PAL20R8B, B-2, and A series are fabricated with AMD's trench-isolated bipolar process. The array connections are formed with proven TiW fuses. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.

## LOGIC DIAGRAM
DIP (PLCC) Pinouts

20L8

16490D-9

■ 0257526 0036740 810 ■

## LOGIC DIAGRAM
DIP (PLCC) Pinouts

20R8

16490D-10

2-136   **PAL20R8 Family**

A页面顶部右侧是 AMD 标志。

LOGIC DIAGRAM
DIP (PLCC) Pinouts

20R6

16490D-11

LOGIC DIAGRAM
DIP (PLCC) Pinouts

20R4

16490D-12

PAL20R8 Family

ABSOLUTE MAXIMUM RATINGS

Storage Temperature .... −65°C to +150°C

Ambient Temperature with
Power Applied .... −55°C to +125°C

Supply Voltage with
Respect to Ground .... −0.5 V to +7.0 V

DC Input Voltage .... −1.2 V to V$_{CC}$ + 0.5 V

DC Output or I/O
Pin Voltage .... −0.5 V to V$_{CC}$ + 0.5 V

Static Discharge Voltage .... 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T$_A$)
Operating in Free Air .... 0°C to 75°C

Supply Voltage (V$_{CC}$)
with Respect to Ground .... 4.75 V to 5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V$_{OH}$	Output HIGH Voltage	I$_{OH}$ = −3.2 mA V$_{IN}$ = V$_{IH}$ or V$_{IL}$ V$_{CC}$ = Min	2.4		V
V$_{OL}$	Output LOW Voltage	I$_{OL}$ = 24 mA V$_{IN}$ = V$_{IH}$ or V$_{IL}$ V$_{CC}$ = Min		0.5	V
V$_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V$_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V$_I$	Input Clamp Voltage	I$_{IN}$ = −18 mA, V$_{CC}$ = Min		−1.2	V
I$_{IH}$	Input HIGH Current	V$_{IN}$ = 2.7 V, V$_{CC}$ = Max (Note 2)		25	μA
I$_{IL}$	Input LOW Current	V$_{IN}$ = 0.4 V, V$_{CC}$ = Max (Note 2)		−250	μA
I$_I$	Maximum Input Current	V$_{IN}$ = 5.5 V, V$_{CC}$ = Max		1	mA
I$_{OZH}$	Off-State Output Leakage Current HIGH	V$_{OUT}$ = 2.7 V, V$_{CC}$ = Max V$_{IN}$ = V$_{IH}$ or V$_{IL}$ (Note 2)		100	μA
I$_{OZL}$	Off-State Output Leakage Current LOW	V$_{OUT}$ = 0.4 V, V$_{CC}$ = Max V$_{IN}$ = V$_{IH}$ or V$_{IL}$ (Note 2)		−100	μA
I$_{SC}$	Output Short-Circuit Current	V$_{OUT}$ = 0.5 V, V$_{CC}$ = Max (Note 3)	−30	−130	mA
I$_{CC}$	Supply Current	V$_{IN}$ = 0 V, Outputs Open (I$_{OUT}$ = 0 mA) V$_{CC}$ = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of I$_{IL}$ and I$_{OZL}$ (or I$_{IH}$ and I$_{OZH}$).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V$_{OUT}$ = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

■ 0257526 0036744 466 ■

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions			Typ	Unit
C_{IN}	Input Capacitance	CLK, $\overline{OE}$	$V_{IN} = 2.0$ V	$V_{CC} = 5.0$ V $T_A = +25°C$ $f = 1$ MHz		8	pF
		$I_1 - I_{12}$				5	
C_{OUT}	Output Capacitance		$V_{OUT} = 2.0$ V			8	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description				Min (Note 3)	Max	Unit
t_{PD}	Input or Feedback to Combinatorial Output			20L8, 20R6, 20R4	1	5	ns
t_S	Setup Time from Input or Feedback to Clock			20R8, 20R6, 20R4	4.5		ns
t_H	Hold Time				0		ns
t_{CO}	Clock to Output				1	4	ns
t_{SKEWR}	Skew Between Registered Outputs (Note 4)					1	ns
t_{WL}	Clock Width	LOW			4		ns
t_{WH}		HIGH			4		ns
f_{MAX}	Maximum Frequency (Notes 5 and 6)	External Feedback	$1/(t_S + t_{CO})$		117		MHz
		Internal Feedback (f_{CNT})	$1/(t_S + t_{CF})$		125		MHz
		No Feedback	$1/(t_{WH} + t_{WL})$		125		MHz
t_{PZX}	$\overline{OE}$ to Output Enable				1	6.5	ns
t_{PXZ}	$\overline{OE}$ to Output Disable				1	5	ns
t_{EA}	Input to Output Enable Using Product Term Control			20L8, 20R6, 20R4	2	6.5	ns
t_{ER}	Input to Output Disable Using Product Term Control				2	5	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. Output delay minimums for t_{PD}, t_{CO}, t_{PZX}, t_{EA} and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.

5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.

6. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
$t_{CF} = 1/f_{MAX}$ (internal feedback) $- t_S$.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature .... −65°C to +150°C

Ambient Temperature with
Power Applied .... −55°C to +125°C

Supply Voltage with
Respect to Ground .... −0.5 V to +7.0 V

DC Input Voltage .... −1.2 V to V_{CC} + 0.5 V

DC Output or I/O
Pin Voltage .... −0.5 V to V_{CC} + 0.5 V

Static Discharge Voltage .... 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (T_A)
Operating in Free Air .... 0°C to +75°C

Supply Voltage (V_{CC})
With Respect to Ground .... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = −3.2 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 24 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	I_{IN} = −18 mA, V_{CC} = Min		−1.2	V
I_{IH}	Input HIGH Current	V_{IN} = 2.7 V, V_{CC} = Max (Note 2)		25	µA
I_{IL}	Input LOW Current	V_{IN} = 0.4 V, V_{CC} = Max (Note 2)		−250	µA
I_I	Maximum Input Current	V_{IN} = 5.5 V, V_{CC} = Max		1	mA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 2.7 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		100	µA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0.4 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		−100	µA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V, V_{CC} = Max (Note 3)	−30	−130	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V_{CC} = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

0257526 0036746 239

PAL20R8-7 (Com'l)

2-141

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ	Unit
C$_{IN}$	Input Capacitance	V$_{IN}$ = 2.0 V	V$_{CC}$ = 5.0 V	7	
C$_{OUT}$	Output Capacitance	V$_{OUT}$ = 2.0 V	T$_A$ = +25°C f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description				Min (Note 3)	Max	Unit
t$_{PD}$	Input or Feedback to			20L8, 20R6,	3	7.5	ns
	Combinatorial Output	1 Output Switching		20R4	3	7	
t$_S$	Setup Time from Input or Feedback to Clock				7		ns
t$_H$	Hold Time				0		ns
t$_{CO}$	Clock to Output				1	6.5	ns
t$_{SKEW}$	Skew Between Registered Outputs (Note 4)			20R8, 20R6,		1	ns
t$_{WL}$	Clock Width	LOW		20R4	5		ns
t$_{WH}$		HIGH			5		ns
f$_{MAX}$	Maximum Frequency (Notes 5 and 6)	External Feedback	1/(t$_S$ + t$_{CO}$)		74		MHz
		Internal Feedback (f$_{CNT}$)	1/(t$_S$ + t$_{CF}$)		100		MHz
		No Feedback	1/(t$_{WH}$ + t$_{WL}$)		100		MHz
t$_{PZX}$	$\overline{OE}$ to Output Enable				1	8	ns
t$_{PXZ}$	$\overline{OE}$ to Output Disable				1	8	ns
t$_{EA}$	Input to Output Enable Using Product Term Control			20L8, 20R6,	3	10	ns
t$_{ER}$	Input to Output Disable Using Product Term Control			20R4	3	10	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. Output delay minimums for t$_{PD}$, t$_{CO}$, t$_{PZX}$, t$_{PXZ}$, t$_{EA}$ and t$_{ER}$ are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

4. Skew is measured with all outputs switching in the same direction.

5. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where the frequency may be affected.

6. t$_{CF}$ is a calculated value and is not guaranteed. t$_{CF}$ can be found using the following equation:
   t$_{CF}$ = 1/f$_{MAX}$ (internal feedback) – t$_S$.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . −65°C to +150°C

Ambient Temperature with
Power Applied . . . . −55°C to +125°C

Supply Voltage with
Respect to Ground . . . . −0.5 V to +7.0 V

DC Input Voltage . . . . −0.5 V to V_{CC} + 0.5 V

DC Output or I/O Pin Voltage . . . −0.5 V to V_{CC} Max

DC Input Current . . . . −30 mA to 5 mA

Static Discharge Voltage . . . . 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air . . . . 0°C to +75°C

Supply Voltage (V_{CC})
with Respect to Ground . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = −3.2 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 24 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	I_{IN} = −18 mA, V_{CC} = Min		−1.5	V
I_{IH}	Input HIGH Current	V_{IN} = 2.4 V, V_{CC} = Max (Note 2)		25	μA
I_{IL}	Input LOW Current	V_{IN} = 0.4 V, V_{CC} = Max (Note 2)		−250	μA
I_I	Maximum Input Current	V_{IN} = 5.5 V, V_{CC} = Max		100	μA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 2.4 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		100	μA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0.4 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		−100	μA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V, V_{CC} = Max (Note 3)	−30	−130	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V_{CC} = Max		210	mA

Notes:

1. *These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.*

2. *I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).*

3. *Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.*

■ 0257526 0036748 001 ■

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions			Typ	Unit
C$_{IN}$	Input Capacitance	V$_{IN}$ = 2.0 V	V$_{CC}$ = 5.0 V		7	pF
C$_{OUT}$	Output Capacitance	V$_{OUT}$ = 2.0 V	T$_A$ = 25°C f = 1 MHz		8	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description				Min (Note 3)	Max	Unit
t$_{PD}$	Input or Feedback to Combinatorial Output			20L8, 20R6, 20R4	3	10	ns
t$_S$	Setup Time from Input or Feedback to Clock				10		ns
t$_H$	Hold Time				0		ns
t$_{CO}$	Clock to Output				3	8	ns
t$_{WL}$	Clock Width	LOW		20R8, 20R6, 20R4	7		ns
t$_{WH}$		HIGH			7		ns
f$_{MAX}$	Maximum Frequency (Notes 4 and 5)	External Feedback	1/(ts + tco)		55.5		MHz
		Internal Feedback (f$_{CNT}$)	1/(ts + tcF)		58.8		MHz
		No Feedback	1/(twH + twL)		71.4		MHz
t$_{PZX}$	$\overline{OE}$ to Output Enable				2	10	ns
t$_{PXZ}$	$\overline{OE}$ to Output Disable				2	10	ns
t$_{EA}$	Input to Output Enable Using Product Term Control			20L8, 20R6, 20R4	3	10	ns
t$_{ER}$	Input to Output Disable Using Product Term Control				3	10	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. Output delay minimums for t$_{PD}$, t$_{CO}$, t$_{PZX}$, t$_{PXZ}$, t$_{EA}$ and t$_{ER}$ are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.

5. t$_{CF}$ is a calculated value and is not guaranteed. t$_{CF}$ can be found using the following equation:
$$t_{CF} = 1/f_{MAX} \text{ (internal feedback)} - t_S.$$

ABSOLUTE MAXIMUM RATINGS

Storage Temperature .... −65°C to +150°C

Ambient Temperature with
Power Applied .... −55°C to +125°C

Supply Voltage with
Respect to Ground .... −0.5 V to +7.0 V

DC Input Voltage .... −1.5 V to V_{CC} + 0.5 V

DC Output or I/O
Pin Voltage .... −0.5 V to V_{CC} + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air .... 0°C to +75°C

Supply Voltage (V_{CC})
with Respect to Ground .... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = −3.2 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 24 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	I_{IN} = −18 mA, V_{CC} = Min		−1.5	V
I_{IH}	Input HIGH Current	V_{IN} = 2.7 V, V_{CC} = Max (Note 2)		25	µA
I_{IL}	Input LOW Current	V_{IN} = 0.4 V, V_{CC} = Max (Note 2)		−250	µA
I_I	Maximum Input Current	V_{IN} = 5.5 V, V_{CC} = Max		100	µA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 2.7 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		100	µA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0.4 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		−100	µA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V, V_{CC} = Max (Note 3)	−30	−130	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V_{CC} = Max		210	mA

Notes:

1. *These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.*

2. *I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).*

3. *Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.*

■ 0257526 0036750 76T ■

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description				Min	Max	Unit
t_{PD}	Input or Feedback to Combinatorial Output			20L8, 20R6, 20R4		15	ns
t_S	Setup Time from Input or Feedback to Clock				15		ns
t_H	Hold Time				0		ns
t_{CO}	Clock to Output or Feedback			20R8, 20R6, 20R4		12	ns
t_{WL}	Clock Width	LOW			10		ns
t_{WH}		HIGH			12		ns
f_{MAX}	Maximum Frequency (Note 2)	External Feedback	$1/(t_S + t_{CO})$		37		MHz
		No Feedback	$1/(t_{WH} + t_{WL})$		45		MHz
t_{PZX}	$\overline{OE}$ to Output Enable				15	ns	
t_{PXZ}	$\overline{OE}$ to Output Disable					12	ns
t_{EA}	Input to Output Enable Using Product Term Control			20L8, 20R6, 20R4		18	ns
t_{ER}	Input to Output Disable Using Product Term Control					15	ns

Notes:

1. See Switching Test Circuit for test conditions.

2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . . . −65°C to +150°C

Ambient Temperature with
Power Applied . . . . −55°C to +125°C

Supply Voltage with
Respect to Ground . . . . −0.5 V to +7.0 V

DC Input Voltage . . . . −1.5 V to V_{CC} + 0.5 V

DC Output or I/O
Pin Voltage . . . . −0.5 V to V_{CC} + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air . . . . 0°C to +75°C

Supply Voltage (V_{CC})
with Respect to Ground . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = −3.2 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 24 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	I_{IN} = −18 mA, V_{CC} = Min		−1.5	V
I_{IH}	Input HIGH Current	V_{IN} = 2.7 V, V_{CC} = Max (Note 2)		25	μA
I_{IL}	Input LOW Current	V_{IN} = 0.4 V, V_{CC} = Max (Note 2)		−250	μA
I_I	Maximum Input Current	V_{IN} = 5.5 V, V_{CC} = Max		100	μA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 2.7 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		100	μA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0.4 V, V_{CC} = Max V_{IN} = V_{IH} or V_{IL} (Note 2)		−100	μA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V, V_{CC} = Max (Note 3)	−30	−130	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V_{CC} = Max		105	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.
   V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

■ 0257526 0036752 532 ■

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description				Min	Max	Unit
tPD	Input or Feedback to Combinatorial Output			20L8, 20R6, 20R4		25	ns
tS	Setup Time from Input or Feedback to Clock				25		ns
tH	Hold Time				0		ns
tCO	Clock to Output			20R8, 20R6, 20R4		15	ns
tWL	Clock Width	LOW			15		ns
tWH		HIGH			15		ns
fMAX	Maximum Frequency (Notes 3 and 4)	External Feedback	$1/(t_S + t_{CO})$		25		MHz
		Internal Feedback (fCNT)	$1/(t_S + t_{CF})$		28.5		MHz
		No Feedback	$1/(t_{WH} + t_{WL})$		33.3		MHz
tPZX	$\overline{OE}$ to Output Enable					20	ns
tPXZ	$\overline{OE}$ to Output Disable					20	ns
tEA	Input to Output Enable Using Product Term Control			20L8, 20R6, 20R4		25	ns
tER	Input to Output Disable Using Product Term Control					25	ns

Notes:

1. See Switching Test Circuit for test conditions.

2. Calculated from measured f_{MAX} internal.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

4. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
   $t_{CF} = 1/f_{MAX}$ (internal feedback) $- t_S$.

■ 0257526 0036753 479 ■

ABSOLUTE MAXIMUM RATINGS

Storage Temperature .... −65°C to +150°C

Ambient Temperature with
Power Applied .... −55°C to +125°C

Supply Voltage with
Respect to Ground .... −0.5 V to +7.0 V

DC Input Voltage .... −1.5 V to V_CC + 0.5 V

DC Output or I/O
Pin Voltage .... −0.5 V to V_CC + 0.5 V

*Stresses above those listed under Absolute Maximum Ratings
may cause permanent device failure. Functionality at or above
these limits is not implied. Exposure to Absolute Maximum
Ratings for extended periods may affect device reliability. Pro-
gramming conditions may differ.*

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air .... 0°C to +75°C

Supply Voltage (V_CC)
with Respect to Ground .... +4.75 V to +5.25 V

*Operating ranges define those limits between which the func-
tionality of the device is guaranteed.*

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = −3.2 mA $V_{IN} = V_{IH}$ or V_{IL} V_{CC} = Min	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 24 mA $V_{IN} = V_{IH}$ or V_{IL} V_{CC} = Min		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
V_I	Input Clamp Voltage	I_{IN} = −18 mA, V_{CC} = Min		−1.5	V
I_{IH}	Input HIGH Current	V_{IN} = 2.7 V, V_{CC} = Max (Note 2)		25	µA
I_{IL}	Input LOW Current	V_{IN} = 0.4 V, V_{CC} = Max (Note 2)		−250	µA
I_I	Maximum Input Current	V_{IN} = 5.5 V, V_{CC} = Max		100	µA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 2.7 V, V_{CC} = Max $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		100	µA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0.4 V, V_{CC} = Max $V_{IN} = V_{IH}$ or V_{IL} (Note 2)		−100	µA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V, V_{CC} = Max (Note 3)	−30	−130	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V_{CC} = Max		210	mA

Notes:

1. *These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.*

2. *I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).*

3. *Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.*

■ 0257526 0036754 305 ■

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description				Min	Max	Unit
tPD	Input or Feedback to Combinatorial Output			20L8, 20R6, 20R4		25	ns
ts	Setup Time from Input or Feedback to Clock				25		ns
tH	Hold Time			20R8, 20R6, 20R4	0		ns
tCO	Clock to Output					15	ns
tWL	Clock Width	LOW			15		ns
tWH		HIGH			15		ns
fMAX	Maximum Frequency (Notes 3 and 4)	External Feedback	1/(ts + tCO)		25		MHz
		Internal Feedback (fCNT)	1/(ts + tCF)		28.5		MHz
		No Feedback	1/(tWH + tWL)		33		MHz
tPZX	$\overline{OE}$ to Output Enable					20	ns
tPXZ	$\overline{OE}$ to Output Disable					20	ns
tEA	Input to Output Enable Using Product Term Control			20L8, 20R6, 20R4		25	ns
tER	Input to Output Disable Using Product Term Control					25	ns

Notes:

1. See Switching Test Circuit for test conditions.

2. Calculated from measured f_{MAX} internal.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

4. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation:
   $t_{CF} = 1/f_{MAX}$ (internal feedback) $- t_s$.

PAL20R8A (Com'l)

SWITCHING WAVEFORMS

Combinatorial Output

16490D-13

Registered Output

16490D-14

Registered Output Skew

16490D-15

Clock Width

16490D-16

Input to Output Disable/Enable

16490D-17

$\overline{OE}$ to Output Disable/Enable

16490D-18

Notes:

1. $V_T = 1.5\ V$
2. Input pulse amplitude 0 V to 3.0 V
3. Input rise and fall times 2 ns – 3 ns typical

KEY TO SWITCHING WAVEFORMS

| WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUIT

16490D-19

Specification	S₁	C_L	Commercial		Military		Measured Output Value
			R₁	R₂	R₁	R₂	
t_{PD}, t_{CO}	Closed			For -5: 200 Ω			1.5 V
t_{PZX}, t_{EA}	Z → H: Open Z → L: Closed	50 pF	200 Ω	For rest 390 Ω	390 Ω	750 Ω	1.5 V
t_{PXZ}, t_{ER}	H → Z: Open L → Z: Closed	5 pF					H → Z: V_{OH} − 0.5 V L → Z: V_{OL} + 0.5 V

PAL 20R8 Family

MEASURED SWITCHING CHARACTERISTICS FOR THE PAL20R8-5

t$_{PD}$ vs. Number of Outputs Switching
V$_{CC}$ = 4.75 V, T$_A$ = 75°C (Note 1)

16490D-20

**t$_{PD}$ vs. Load Capacitance**
V$_{CC}$ = 5.0 V, T$_A$ = 25°C

16490D-21

Note:

1. *These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where t$_{PD}$ may be affected.*

PAL20R8-5

0257526 0036758 T50

CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS FOR THE PAL20R8-5

$V_{CC} = 5.0$ V, $T_A = 25°C$

Output, LOW

16490D-22

Output, HIGH

16490D-23

Input

16490D-24