

M66312P/FP

8-BIT LED DRIVER WITH SHIFTRREGISTER AND LATCHED 3-STATE OUTPUTS

DESCRIPTION

M66312 is a LED array driver having a 8-bit serial input and parallel output shiftrregister function with 3-state output latch.


This product guarantees the output electric current of 16mA which is sufficient for LED drive, capable of flowing 8 bits continuously at the same time, and use either of cathode common LED and anode common LED.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

FEATURES

- High output current $I_{OL}=16\text{mA}$, $I_{OH}=-16\text{mA}$
- High speed (clock frequency) : 30MHz (typ)
($C_L=50\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation : 20μW/package (max)
($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- 3-state output (except serial data output)
- Wide operating temperature range : $T_a=-40\sim+85^\circ\text{C}$

PIN CONFIGURATION (TOP VIEW)




Outline 16P4
16P2N-A

APPLICATION

- LED array drive of PRINTER
- LED array drive of BUTTON TELEPHONE

LOGIC DIAGRAM



8-BIT LED DRIVER WITH SHIFTRREGISTER AND LATCHED 3-STATE OUTPUTS

FUNCTIONAL DESCRIPTION

As M66312 uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftrregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input CK_S and latch clock input CK_L are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shiftrregister and the signal of A shifts shiting registers one by one when a pulse is impressed to CK_S. When A is "H", the signal of "H" shifts. When A is "L", the signal of "L" shifts.

When the pulse is impressed to CK_L, the contents of the

shifting register at that time are stored in a latching register, and they appear in the output from Q_A through Q_H are 3-state outputs.

To extend the number of bits, serial data output SQ_H is used to output the 8-bit of the shift register.

By connecting CKs and CK_L, the shift register state delayed by 1 clock cycle is output at Q_A through Q_H.

When reset input \bar{R} is low, shift register and SQ_H will be reset. To reset Q_A through Q_H to low-level, CK_L must be changed from low-level to high-level after the shift register is reset by \bar{R} .

When output-enable input \overline{OE} is high, Q_A through Q_H will become high impedance state, but SQ_H is not changed. Even if \overline{OE} is changed, shift operation is not affected.

FUNCTION TABLE (Note : 1)

| Operation mode | | Input | | | | | Parallel data output | | | | | | | | Serial data output SQ _H |
|-----------------------|----------------------|-----------|-----------------|-----------------|---|-----------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------------------------------------|
| | | \bar{R} | CK _S | CK _L | A | \overline{OE} | Q _A | Q _B | Q _C | Q _D | Q _E | Q _F | Q _G | Q _H | |
| Reset | Shift t ₁ | L | X | X | X | L | Q _A ⁰ | Q _B ⁰ | Q _C ⁰ | Q _D ⁰ | Q _E ⁰ | Q _F ⁰ | Q _G ⁰ | Q _H ⁰ | L |
| | Latch t ₂ | X | X | ↑ | X | L | L | L | L | L | L | L | L | L | L |
| Shift latch operation | Shift t ₁ | H | ↑ | X | H | L | Q _A ⁰ | Q _B ⁰ | Q _C ⁰ | Q _D ⁰ | Q _E ⁰ | Q _F ⁰ | Q _G ⁰ | Q _H ⁰ | q _G ⁰ |
| | Latch t ₂ | H | X | ↑ | X | L | H | q _A ⁰ | q _B ⁰ | q _C ⁰ | q _D ⁰ | q _E ⁰ | q _F ⁰ | q _G ⁰ | q _G ⁰ |
| | Shift t ₁ | H | ↑ | X | L | L | Q _A ⁰ | Q _B ⁰ | Q _C ⁰ | Q _D ⁰ | Q _E ⁰ | Q _F ⁰ | Q _G ⁰ | Q _H ⁰ | q _G ⁰ |
| | Latch t ₂ | H | X | ↑ | X | L | L | q _A ⁰ | q _B ⁰ | q _C ⁰ | q _D ⁰ | q _E ⁰ | q _F ⁰ | q _G ⁰ | q _G ⁰ |
| 3 state | | X | X | X | X | H | Z | Z | Z | Z | Z | Z | Z | Z | q _H |

- Note 1 : ↑ : Change from low-level to high-level
 Q⁰ : Output state Q before CK_L changed
 X : Irrelevant
 q⁰ : Contents of shift register before CK_S changed
 q : Contents of shift register
 t₁, t₂ : t₂ is set after t₁ is set
 Z : High impedance

8-BIT LED DRIVER WITH SHIFTRREGISTER AND LATCHED 3-STATE OUTPUTS

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
|-----------|--------------------------------|----------------|--------------------------|------------------|
| V_{CC} | Supply voltage | | $-0.5 \sim +7.0$ | V |
| V_I | Input voltage | | $-0.5 \sim V_{CC} + 0.5$ | V |
| V_O | Output voltage | | $-0.5 \sim V_{CC} + 0.5$ | V |
| I_{IK} | Input protection diode current | $V_I < 0V$ | -20 | mA |
| | | $V_I > V_{CC}$ | 20 | |
| I_{OK} | Output parasitic diode current | $V_O < 0V$ | -20 | mA |
| | | $V_O > V_{CC}$ | 20 | |
| I_O | Output current per output pin | $Q_A \sim Q_H$ | ± 35 | mA |
| | | SQ_H | ± 25 | |
| I_{CC} | Supply/GND current | V_{CC}, GND | ± 132 | mA |
| P_d | Power dissipation | (Note 2) | 500 | mW |
| T_{stg} | Storage temperature range | | $-65 \sim +150$ | $^\circ\text{C}$ |

Note 2 : M66312FP ; $T_a = -40 \sim +70^\circ\text{C}$, $T_a = 70 \sim 85^\circ\text{C}$ are derated at $-6\text{mW}/^\circ\text{C}$.

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------|-------------------------------|-----------------|-----|----------|------------------|
| | | Min | Nom | Max | |
| V_{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V_I | Input voltage | 0 | | V_{CC} | V |
| V_O | Output voltage | 0 | | V_{CC} | V |
| T_{opr} | Operating temperature range | -40 | | +85 | $^\circ\text{C}$ |
| tr, tf | Input rising and falling time | $V_{CC} = 4.5V$ | 0 | 500 | ns |
| | | $V_{CC} = 5.5V$ | 0 | 400 | |

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \sim 5.5V$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | | | Unit |
|-----------|--|--|--------------------------|----------------|----------------|------------------------------------|---------|------|
| | | | $T_a = 25^\circ\text{C}$ | | | $T_a = -40 \sim +85^\circ\text{C}$ | | |
| | | | Min | Typ | Max | Min | Max | |
| V_{IH} | High-level input voltage | $V_O = 0.1V, V_{CC} = 0.1V$ $ I_O = 20\mu A$ | $0.70 \times V_{CC}$ | | | $0.70 \times V_{CC}$ | | V |
| V_{IL} | Low-level input voltage | $V_O = 0.1V, V_{CC} = 0.1V$ $ I_O = 20\mu A$ | | | | $0.30 \times V_{CC}$ | | V |
| V_{OH} | High-level output voltage $Q_A \sim Q_H$ | $V_I = V_{IH}, V_{IL}$ $V_{CC} = 4.5V$ | $I_{OH} = -20\mu A$ | $V_{CC} - 0.1$ | $V_{CC} - 0.1$ | | V | |
| | | | $I_{OH} = -16mA$ | 3.70 * | 3.55 * | | | |
| V_{OH} | High-level output voltage SQ_H | $V_I = V_{IH}, V_{IL}$ $V_{CC} = 4.5V$ | $I_{OH} = -20\mu A$ | $V_{CC} - 0.1$ | $V_{CC} - 0.1$ | | V | |
| | | | $I_{OH} = -4mA$ | 4.0 | 3.9 | | | |
| V_{OL} | Low-level output voltage $Q_A \sim Q_H$ | $V_I = V_{IH}, V_{IL}$ $V_{CC} = 4.5V$ | $I_{OL} = 20\mu A$ | 0.1 | | 0.1 | V | |
| | | | $I_{OL} = 16mA$ | 0.7 * | | 0.85 * | | |
| V_{OL} | Low-level output voltage SQ_H | $V_I = V_{IH}, V_{IL}$ $V_{CC} = 4.5V$ | $I_{OL} = 20\mu A$ | 0.1 | | 0.1 | V | |
| | | | $I_{OL} = 4mA$ | 0.4 | | 0.5 | | |
| I_{IH} | High-level input current | $V_I = V_{CC}, V_{CC} = 5.5V$ | 0.1 | | | 1.0 | μA | |
| I_{IL} | Low-level input current | $V_I = GND, V_{CC} = 5.5V$ | -0.1 | | | -1.0 | μA | |
| I_{OZH} | Off state high-level output current $Q_A \sim Q_H$ | $V_I = V_{IH}, V_{IL}$ | $V_O = V_{CC}$ | | 1.0 | 10.0 | μA | |
| I_{OZL} | Off state low-level output current $Q_A \sim Q_H$ | $V_{CC} = 5.5V$ | $V_O = GND$ | | -1.0 | -10.0 | μA | |
| I_{CC} | Quiescent supply current | $V_I = V_{CC}, GND, V_{CC} = 5.5V$ | 4.0 | | | 40.0 | μA | |

* : Limits of single PIN operating state

8-BIT LED DRIVER WITH SHIFTRREGISTER AND LATCHED 3-STATE OUTPUTS


SWITCHING CHARACTERISTICS ($V_{CC}=5V$)

| Symbol | Parameter | Test conditions | Limits | | | | | Unit |
|-----------|--|------------------------|------------------|-----|-----|--------------------------|-----|------|
| | | | $T_a=25^\circ C$ | | | $T_a=-40\sim+85^\circ C$ | | |
| | | | Min | Typ | Max | Min | Max | |
| f_{max} | Maximum clock frequency | $C_L=50pF$ | 15 | | | 12 | | MHz |
| t_{PLH} | Low-level to high-level and high-level to low-level output propagation time CK_S-SQ_H | $C_L=15pF$ (Note 3) | | | 70 | | 88 | ns |
| t_{PHL} | | | | | 70 | | 88 | ns |
| t_{PHL} | High-level to low-level output propagation time $\bar{R}-SQ_H$ | (Note 3) | | | 60 | | 76 | ns |
| t_{PLH} | Low-level to high-level and high-level to low-level output propagation time $CK_L-Q_A\sim Q_H$ | $C_L=50pF$ (Note 3) | | | 60 | | 76 | ns |
| t_{PHL} | High-level to low-level output propagation time $CK_L-Q_A\sim Q_H$ | (Note 3) | | | 60 | | 76 | ns |
| t_{PLZ} | Output disable time from low-level and high-level $\bar{OE}-Q_A\sim Q_H$ | $C_L=5pF$ (Note 3) | | | 50 | | 64 | ns |
| t_{PHZ} | Output enable time to low-level and high-level $\bar{OE}-Q_A\sim Q_H$ | $C_L=50pF$ (Note 3) | | | 50 | | 64 | ns |
| t_{PZL} | Output enable time to low-level and high-level $\bar{OE}-Q_A\sim Q_H$ | $C_L=50pF$ (Note 3) | | | 56 | | 70 | ns |
| t_{PZH} | Output enable time to low-level and high-level $\bar{OE}-Q_A\sim Q_H$ | (Note 3) | | | 56 | | 70 | ns |

TIMING REQUIREMENTS ($V_{CC}=5V$)

| Symbol | Parameter | Test conditions | Limits | | | | | Unit |
|-----------|--|-----------------|------------------|-----|-----|--------------------------|-----|------|
| | | | $T_a=25^\circ C$ | | | $T_a=-40\sim+85^\circ C$ | | |
| | | | Min | Typ | Max | Min | Max | |
| t_w | CK_S, CK_L, \bar{R} pulse width | | 32 | | | 40 | | ns |
| t_{su} | A setup time with respect to CK_S | | 40 | | | 50 | | ns |
| t_{su} | CK_S setup time with respect to CK_L | | 40 | | | 50 | | ns |
| t_h | A hold time with respect to CK_S | | 10 | | | 10 | | ns |
| t_{rec} | \bar{R} recovery time with respect to CK_S | | 20 | | | 26 | | ns |

Note 3 : Test Circuit



| Item | SW1 | SW2 |
|--------------------|-------|-------|
| t_{PLH}, t_{PHL} | OPEN | OPEN |
| t_{PLZ} | CLOSE | OPEN |
| t_{PHZ} | OPEN | CLOSE |
| t_{PZL} | CLOSE | OPEN |
| t_{PZH} | OPEN | CLOSE |

- (1) The pulse generator (PG) has the following characteristics (10%~90%) : $t_r=6ns, t_f=6ns$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

8-BIT LED DRIVER WITH SHIFTREGISTER AND LATCHED 3-STATE OUTPUTS

TIMING DIAGRAM

