

DS1225AB/AD 64k Nonvolatile SRAM

www.dalsemi.com

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 8k x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 28-pin DIP package
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full $\pm 10\%$ V_{CC} operating range (DS1225AD)
- Optional ±5% V_{CC} operating range (DS1225AB)
- Optional industrial temperature range of -40°C to +85°C, designated IND

PIN ASSIGNMENT

NC	1	28■	VCC
A12	\square_2	27■	WE
A7	■ 3	26■	NC
A6	■ 4	25 🔲	A8
A5	■ 5	24■	A9
A4	■ 6	23 🔲	A11
А3	1 7	22■	ŌĒ
A2	■8	21	A10
A1	■ 9	20□	CE
A0	1 0	19■	DQ7
DQ0	1 1	18■	DQ6
DQ1	1 2	17□	DQ5
DQ2	■ 13	16∎	DQ4
GND	■ 14	15□	DQ3

28-Pin ENCAPSULATED PACKAGE 720-mil EXTENDED

PIN DESCRIPTION

A0-A12	- Address Inputs
DQ0-DQ7	- Data In/Data Out
$\overline{\text{CE}}$	- Chip Enable
$\overline{ ext{WE}}$	- Write Enable
OE	- Output Enable
V_{CC}	- Power (+5V)
GND	- Ground
NC	- No Connect

DESCRIPTION

The DS1225AB and DS1225AD are 65,536-bit, fully static, nonvolatile SRAMs organized as 8192 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAMs can be used in place of existing 8k x 8 SRAMs directly conforming to the popular bytewide 28-pin DIP standard. The devices also match the pinout of the 2764 EPROM and the 2864 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

1 of 10 111899

READ MODE

The DS1225AB and DS1225AD execute a read cycle whenever WE (Write Enable) is inactive (high) and $\overline{\text{CE}}$ (Chip Enable) and $\overline{\text{OE}}$ (Output Enable) are active (low). The unique address specified by the 13 address inputs (A₀ -A₁₂) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times are also satisfied. If $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either t_{CO} for $\overline{\text{CE}}$ or t_{OE} for $\overline{\text{OE}}$ rather than address access.

WRITE MODE

The DS1225AB and DS1225AD execute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later-occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1225AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The DS1225AD provides full-functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high-impedance. As V_{CC} falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1225AB and 4.5 volts for the DS1225AD.

FRESHNESS SEAL

Each DS1225 is shipped from Dallas Semiconductor with the lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level of greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground

Operating Temperature

-0.3V to +7.0V

0°C to 70°C; -40°C to +85°C for IND parts

Storage Temperature -40°C to $+70^{\circ}\text{C}$; -40°C to $+85^{\circ}\text{C}$ for IND parts

Soldering Temperature 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1225AB Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V	
DS1225AD Power Supply Voltage	V_{CC}	4.50	5.0	5.5	V	
Logic 1	V_{IH}	2.2		V_{CC}	V	
Logic 0	V_{IL}	0.0		+0.8	V	

 $(V_{CC} = 5V \pm 5\% \text{ for DS} 1225AB)$

(T_A: See Note 10)

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\% \text{ for DS} 1225AD)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	${ m I}_{ m IL}$	-1.0		+1.0	μΑ	
I/O Leakage Current	I_{IO}	-1.0		+1.0	μA	
$CE > V_{IH} < V_{CC}$	10	1.0		11.0	μπ	
Output Current @ 2.4V	I_{OH}	-1.0			mA	
Output Current @ 0.4V	I_{OL}	2.0			mA	
Standby Current $\overline{\text{CE}} = 2.2\text{V}$	I_{CCS1}		5.0	10.0	mA	
Standby Current $\overline{\text{CE}} = V_{\text{CC}} - 0.5 \text{V}$	I_{CCS2}		3.0	5.0	mA	
Operating Current t _{CYC} =200 ns (Commercial)	I_{CC01}			75	mA	
Operating Current t _{CYC} =200 ns						
(Industrial)	I_{CC01}			85	mA	
Write Protection Voltage	V_{TP}	4.50	4.62	4.75	V	
(DS1225AB)	* IP	1.50	1.02	1.75	,	
Write Protection Voltage	V_{TP}	4.25	4.37	4.5	V	
(DS1225AD)	, 11	25	1.57		, v	

CAPACITANCE

 $(T_{\Delta} = 25^{\circ}C)$

					\ - /	<u> </u>
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}		5	10	pF	
Input/Output Capacitance	$C_{I/O}$		5	10	pF	

AC ELECTRICAL CHARACTERISTICS


 $(V_{CC} = 5V \pm 5\% \text{ for DS1225AB})$ $(T_A: \text{See Note 10})$ $(V_{CC} = 5V \pm 10\% \text{ for DS1225AD})$

		DS1225AB-70			20AB-85		
PARAMETER	SYMBOL	DS1225AD-70		DS122	20AD-85	UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t_{RC}	70		85		ns	
Access Time	t_{ACC}		70		85	ns	
OE to Output Valid	t_{OE}		35		45	ns	
CE to Output Valid	t_{CO}		70		85	ns	
$\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active	t_{COE}	5		5		ns	5
Output High Z from Deselection	t_{OD}		25		30	ns	5
Output Hold from Address	t	5		5		ns	
Change	t_{OH}			3		115	
Write Cycle Time	$t_{ m WC}$	70		85		ns	
Write Pulse Width	$t_{ m WP}$	55		65		ns	3
Address Setup Time	$t_{ m AW}$	0		0		ns	
Write Recovery Time	$t_{ m WR1}$	0		0		ns	12
	$t_{ m WR2}$	10		10		ns	13
Output High Z from WE	t_{ODW}		25		30	ns	5
Output Active from WE	t_{OEW}	5		5		ns	5
Data Setup Time	$t_{ m DS}$	30		35		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
	t_{DH2}	10		10		ns	13

AC ELECTRICAL CHARACTERISTICS (cont'd)


PARAMETER	SYMBOL	DS1225AB- 150 DS1225AD- 150		DS1220AB-200 DS1220AD-200		UNITS	NOTES
	5111252	MIN	MAX	MIN	MAX	01(110	110125
Read Cycle Time	t_{RC}	150		200		ns	
Access Time	t_{ACC}		150		200	ns	
OE to Output Valid	t_{OE}		70		100	ns	
CE to Output Valid	t_{CO}		150		200	ns	
OE or CE to Output Active	t_{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		35		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	$t_{ m WC}$	150		200		ns	
Write Pulse Width	t_{WP}	100		100		ns	3
Address Setup Time	t_{AW}	0		0		ns	
Write Recovery Time	$t_{\mathrm{WR}1}$	0		0		ns	12
	t_{WR2}	10		10		ns	13
Output High Z from WE	t_{ODW}		35		35	ns	5
Output Active from WE	t _{OEW}	5		5		ns	5
Data Setup Time	$t_{ m DS}$	60		80		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
	$t_{ m DH2}$	10		10		ns	13

READ CYCLE




SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING

(T _A : See I	Note 10)
-------------------------	---------	---

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE at V _{IH} before Power-Down	t_{PD}	0			μs	11
V_{CC} slew from V_{TP} to 0_V	$t_{ m F}$	300			μs	
V_{CC} slew from 0_V to V_{TP}	t_{R}	300			μs	
$\overline{\text{CE}}$ at V_{IH} after Power-Up	t_{REC}	2		125	ms	

 $(T_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t_{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. $\overline{\text{WE}}$ is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high-impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DS} are measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the $\overline{\text{CE}}$ low transition occurs simultaneously with or later than the $\overline{\text{WE}}$ low transition, the output buffers remain in a high-impedance state during this period.
- 7. If the $\overline{\text{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\text{WE}}$ high transition, the output buffers remain in a high-impedance state during this period.
- 8. If $\overline{\text{WE}}$ is low or the $\overline{\text{WE}}$ low transition occurs prior to or simultaneously with the $\overline{\text{CE}}$ low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1225AB and each DS1225AD has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC} .
- 12. t_{WR1} , t_{DH1} are measured from \overline{WE} going high.
- 13. t_{WR2} , t_{DH2} are measured from CE going high.
- 14. DS1225AB and DS1225AD modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

DC TEST CONDITIONS

Outputs Open All Voltages Are Referenced to Ground


AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate
Input Pulse Levels: 0 - 3.0V
Timing Measurement Reference Levels
Input: 1.5V


Input: 1.5V Output: 1.5V


Input Pulse Rise and Fall Times: 5ns

ORDERING INFORMATION



DS1225AB/AD NONVOLATILE SRAM, 28-PIN, 720-MIL EXTENDED MODULE





PKG	28-	PIN
DIM	MIN	MAX
A IN.	1.520	1.540
MM	38.61	39.12
B IN.	0.695	0.720
MM	17.65	18.29
C IN.	0.395	0.415
MM	10.03	10.54
D IN.	0.100	0.130
MM	2.54	3.30
E IN.	0.017	0.030
MM	0.43	0.76
F IN.	0.120	0.160
MM	3.05	4.06
G IN.	0.090	0.110
MM	2.29	2.79
H IN	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

