

MN4076B / MN4076BS

4-Bit D-Type Registers

■ Description

The MN4076B/S are 4-bits registers composed of quad D-type flip-flops with tristate outputs and controlled by the common clock and reset inputs.

All inputs ($D_0 \sim D_3$) are stored in four flip-flops on the positive going edge of the clock, when the data enable inputs ($\overline{ED}_0, \overline{ED}_1$) are Low.


In other combinations of the data enable inputs, 4 flip-flops hold the previous stage even after the going edge of the clock.

When output enable inputs ($\overline{EO}_0, \overline{EO}_1$) are Low, each flip-flop's outputs are from $O_0 \sim O_3$.

In other combinations of the output enable inputs, all outputs are High impedance.

A High on the reset input makes outputs Low asynchronously.


The MN4076B/S are equivalent to MOTOROLA MN14076B and RCA CD4076B.



■ Truth Table

		Input					Output
MR	CP	\overline{ED}_0	\overline{ED}_1	D_0	\overline{EO}_0	\overline{EO}_1	$O_{0 \sim 3}$
	X	X	X	X	H	X	Z
X	X	X	X	X	X	H	Z
H	X	X	X	X	L	L	L
L		H	X	X	L	L	no change
L		X	H	X	L	L	no change
L		L	L	H	L	L	H
L		L	L	L	L	L	L
L		X	X	X	L	L	no change
L	X	X	X	X	L	L	no change


Note) X : don't care
Z : high impedance



Pin Explanation

- $D_0 \sim D_3$: Data input (4 Bits)
- $\overline{ED}_0, \overline{ED}_1$: Data enable input
- $\overline{EO}_0, \overline{EO}_1$: Output enable input
- CP : Clock input
- MR : Reset input
- $O_0 \sim O_3$: Data output (4 Bits)

■ Logic Diagram



■ Maximum Ratings (Ta=25°C)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	-0.5 ~ +18	V
Input Voltage	V_i	-0.5 ~ $V_{DD} + 0.5^*$	V
Output Voltage	V_o	-0.5 ~ $V_{DD} + 0.5^*$	V
Peak Input - Output Current	$\pm I_i$	max. 10	mA
Power Dissipation (per package)	P_D	max. 400	mW
		Decrease up to 200mW rating at 8mW/°C	
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	-40 ~ +85	°C
Storage Temperature	T_{stg}	-65 ~ +150	°C

* $V_{DD} + 0.5V$ should be under 18V

■ DC Characteristics (V_{SS}=0V)

Item	V _{DD} (V)	Sym- bol	Conditions	Ta=-40°C		Ta=25°C		Ta=85°C		Unit	
				min.	max.	min.	max.	min.	max.		
Quiescent Power Supply Current	5	I _{DD}	V _i =V _{SS} or V _{DD}	—	20	—	20	—	150	μA	
	10			—	40	—	40	—	300		
	15			—	80	—	80	—	600		
Output Voltage Low Level	5	V _{OL}	V _i =V _{SS} or V _{DD} I _O < 1μA	—	0.05	—	0.05	—	0.05	V	
	10			—	0.05	—	0.05	—	0.05		
	15			—	0.05	—	0.05	—	0.05		
Output Voltage High Level	5	V _{OH}	V _i =V _{SS} or V _{DD} I _O < 1μA	4.95	—	4.95	—	4.95	—	V	
	10			9.95	—	9.95	—	9.95	—		
	15			14.95	—	14.95	—	14.95	—		
Input Voltage Low Level	5	V _{IL}	I _O < 1μA V _O =0.5V or 4.5V	—	1.5	—	1.5	—	1.5	V	
	10			—	3	—	3	—	3		
	15			—	4	—	4	—	4		
Input Voltage High Level	5	V _{IH}	I _O < 1μA V _O =0.5V or 4.5V	3.5	—	3.5	—	3.5	—	V	
	10			7	—	7	—	7	—		
	15			11	—	11	—	11	—		
Output Current Low Level	5	I _{OL}	V _O =0.4V, V _i =0 or 5V V _O =0.5V, V _i =0 or 10V V _O =1.5V, V _i =0 or 15V	0.52	—	0.44	—	0.36	—	mA	
	10			1.3	—	1.1	—	0.9	—		
	15			3.6	—	3	—	2.4	—		
Output Current High Level	5	-I _{OH}	V _O =4.6V, V _i =0 or 5V V _O =9.5V, V _i =0 or 10V V _O =13.5V, V _i =0 or 15V	0.52	—	0.44	—	0.36	—	mA	
	10			1.3	—	1.1	—	0.9	—		
	15			3.6	—	3	—	2.4	—		
Output Current High Level	5	-I _{OH}	V _O =2.5V, V _i =0 or 5V	1.7	—	1.4	—	1.1	—	mA	
Input Leakage Current	15	±I _I	V _i =0 or 15V	—	0.3	—	0.3	—	1	μA	
3-State Output Pin	Leakage Current High Level	15	I _{OZH}	V _O =V _{DD}	—	1.6	—	1.6	—	12	μA
	Leakage Current Low Level	15	-I _{OZL}	V _O =V _{SS}	—	1.6	—	1.6	—	12	

■ Switching Characteristics (Ta=25°C, V_{SS}=0V, C_L=50pF)

Item	V _{DD} (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t _{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t _{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time CP→On (H→L)	5	t _{PHL}	—	150	450	ns
	10		—	60	180	
	15		—	45	135	
Propagation Delay Time CP→On (L→H)	5	t _{PLH}	—	160	480	ns
	10		—	65	195	
	15		—	45	135	
Propagation Delay Time MR→On (H→L)	5	t _{PHL}	—	95	285	ns
	10		—	40	120	
	15		—	30	90	

■ Switching Characteristics (Ta=25°C, VSS=0V, CL=50pF)

Item	VDD(V)	Symbol	min.	typ.	max.	Unit
High Level Output Disable Time EOn→On (H)	5	tPHZ	—	50	150	ns
	10		—	35	105	
	15		—	30	90	
Low Level Output Disable Time EOn→On (L)	5	tPLZ	—	45	135	ns
	10		—	30	90	
	15		—	30	90	
High Level Output Enable Time EOn→On (H)	5	tPZH	—	65	195	ns
	10		—	30	90	
	15		—	20	60	
Low Level Output Enable Time EOn→On (L)	5	tPZL	—	60	180	ns
	10		—	25	75	
	15		—	20	60	
Set-up Time Dn→CP	5	tsu	—	-15	10	ns
	10		—	-10	0	
	15		—	-5	0	
Set-up Time EDn→CP	5	tsu	—	-50	0	ns
	10		—	-20	0	
	15		—	-15	0	
Hold Time Dn→CP	5	t _{hold}	—	30	55	ns
	10		—	10	20	
	15		—	10	15	
Hold Time EDn→CP	5	t _{hold}	—	-25	25	ns
	10		—	-10	10	
	15		—	-5	5	
Low Level Minimum Clock Pulse Width	5	tWCPL	—	60	180	ns
	10		—	20	60	
	15		—	15	45	
High Level Minimum MR Pulse Width	5	tWMRH	—	25	75	ns
	10		—	15	45	
	15		—	10	30	
Maximum Clock Frequency	5	fmax.	4	8	—	MHz
	10		11	22	—	
	15		16	32	—	
Input Capacitance		C _i	—	—	7.5	pF

• Dynamic Signal Waveforms

