# SONY



# 10700-pixel × 6-line CCD Linear Sensor (Color)

# Description

The ILX137K is a reduction type CCD linear sensor developed for color image scanner. This sensor reads A4-size documents at a density of pseudo 2400DPI.

#### Features

- Number of effective pixels:
  - 64200 pixels (10700 pixels imes 6)
- Pixel size: 2.4  $\mu m \times 4 \mu m$  (4  $\mu m$  pitch)
- Distance between line:
  - 2 lines between the same color (8μm)16 lines between different colors (64μm)
- On-chip microlens

Cylindrical lens (width 6µm)

- Single-sided readout
- Supply voltage: Single 12V power supply
- Input clock pulse: CMOS 5V drive
- Number of output: 3 (R, G, B)
- Package: 24-pin Plastic-DIP

## **Absolute Maximum Ratings**

| <ul> <li>Supply voltage</li> </ul>      | Vdd | 15 | V |
|---|-----|----|---|
| <ul> <li>Input clock voltage</li> </ul> |     | 7  | V |

- Operating temperature -10 to +60 °C
- Storage temperature -30 to +80 °C



#### Pin Configuration (Top View)



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.





SONA

| Pin No. | Symbol | Description           | Pin No. | Symbol         | Description          |
|---------|--------|-----------------------|---------|----------------|----------------------|
| 1       | φ2     | Clock pulse input     | 13      | Vdd            | 12V power supply     |
| 2       | φ1L'   | Clock pulse input     | 14      | <b>∮ROG</b> -G | Clock pulse input    |
| 3       | φ4     | Clock pulse input     | 15      | φ2             | Clock pulse input    |
| 4       | GND    | GND                   | 16      | φ1             | Clock pulse input    |
| 5       | Vout-r | Signal output (red)   | 17      | NC             | NC                   |
| 6       | Vout-g | Signal output (green) | 18      | NC             | NC                   |
| 7       | NC     | NC                    | 19      | Vout-в         | Signal output (blue) |
| 8       | NC     | NC                    | 20      | Vdd            | 12V power supply     |
| 9       | GND    | GND                   | 21      | φRS            | Clock pulse input    |
| 10      | ¢ROG-в | Clock pulse input     | 22      | φ3             | Clock pulse input    |
| 11      | φROG-R | Clock pulse input     | 23      | φ2L            | Clock pulse input    |
| 12      | NC     | NC                    | 24      | φ1             | Clock pulse input    |

# **Pin Description**

# **Recommended Supply Voltage**

| Item | Min. | Тур. | Max. | Unit |
|------|------|------|------|------|
| Vdd  | 11.4 | 12.0 | 12.6 | V    |

# Input Pin Capacitance

| Item                                     | Symbol      | Min. | Тур. | Max. | Unit |
|--|-------------|------|------|------|------|
| Input capacitance of \$1, \$2            | Cφ1, Cφ2    | —    | 2350 | —    | pF   |
| Input capacitance of \u00e91L', \u00e92L | Cφ1L', Cφ2L | _    | 20   | —    | pF   |
| Input capacitance of \$4, \$4            | Сфз, Сф4    | _    | 20   | _    | pF   |
| Input capacitance of                     | Cørs        | —    | 10   | _    | pF   |
| Input capacitance of                     | Сфрод       | _    | 10   |      | pF   |

# **Clock Frequency**

| Item              | Symbol                | Min. | Тур. | Max. | Unit |
|-------------------|-----------------------|------|------|------|------|
| φ1, φ2, φ1L', φ2L | fφ1, fφ2, fφ1L', fφ2L |      | 1    | 6    | MHz  |
| φ3, φ4            | fø3, fø4              | _    | 2    | 6    | MHz  |
| φRS               | førs                  | _    | 2    | 6    | MHz  |

# Input Clock Voltage Conditions

| Item              |            | Min. | Тур. | Max. | Unit |
|-------------------|------------|------|------|------|------|
| φ1L', φ2L, φ3, φ4 | High level | 4.75 | 5.0  | 5.25 | V    |
|                   | Low level  | 0    | —    | 0.1  | V    |
| φ1, φ2, φRS, φROG | High level | 4.75 | 5.0  | 5.25 | V    |
|                   | Low level  | 0    | —    | 0.5  | V    |

# Electro-optical Characteristics (Note 1)

| Ta = 25°C, VDD = 12V, fors = 2MHz, Input clock = 5Vp-p, Light source = 320 | 0K, |
|--|-----|
| IR cut filter CM-500S (t = 1.0mm)  |     |

| Item                      |       | Symbol | Min.          | Тур. | Max. | Unit       | Remarks |
|---------------------------|-------|--------|---------------|------|------|------------|---------|
|                           | Red   | Rr     | 0.62          | 0.96 | 1.30 |            |         |
| Sensitivity               | Green | Rg     | 0.81          | 1.25 | 1.69 | V/(lx · s) | Note 2  |
|                           | Blue  | Rв     | 0.54          | 0.84 | 1.14 |            |         |
| Sensitivity nonuniformity |       | PRNU   | —             | 4    | 18   | %          | Note 3  |
| Adjacent pixel difference |       | PDF    | _             | 4    | 16   | %          | Note 4  |
| Saturation output voltage |       | VSAT   | 1             | 1.5  | _    | V          | Note 5  |
| Overflow exposure         |       | OE     | 3 	imes SEmin | —    | _    |            | Note 6  |
|                           | Red   | SER    | —             | 1.56 | _    |            |         |
| Saturation exposure       | Green | SEG    | _             | 1.20 | _    | lx · s     | Note 7  |
|                           | Blue  | SEB    | —             | 1.79 | —    |            |         |
| Dark voltage average      |       | Vdrk   | _             | 0.1  | 2.0  | mV         | Note 8  |
| Dark signal nonuniformity | ,     | DSNU   | —             | 0.6  | 4.0  | mV         | Note 9  |
| Image lag                 |       | IL     | _             | 0.02 | _    | %          | Note 10 |
| Current consumption       |       | IVDD   | _             | 18   | 35   | mA         | —       |
| Total transfer efficiency |       | TTE    | 92            | 98   | _    | %          | —       |
| Output impedance          |       | Zo     | —             | 300  | _    | Ω          | _       |
| Offset level              |       | Vos    | 5.0           | 6.5  | 8.0  | V          | Note 11 |
| Offset level difference   |       | ΔVos   | _             | _    | 100  | mV         | Note 12 |

## Notes)

- 1. For each color, the black level of Main Line is defined as the average value of D66, D67 to D81, and the black level of Sub Line is defined as the average value of D66', D67' to D81'. The following electro-optical characteristics signal processing is performed.
- 2. For the sensitivity test light is applied with a uniform intensity of illumination.
- 3. PRNU is defined as indicated below. Ray incidence conditions are the same as for Note 2.

Vout = 500mV (Typ.)

$$\mathsf{PRNU} = \frac{(\mathsf{V}_{\mathsf{MAX}} - \mathsf{V}_{\mathsf{MIN}})/2}{\mathsf{V}_{\mathsf{AVE}}} \times 100 \ [\%]$$

Where the maximum output of the effective pixels is set to  $V_{MAX}$ , the minimum output to  $V_{MIN}$  and the average output to  $V_{AVE}$ .

4. PDF = (ΔVMAX/VAVE) × 100 [%]

Here, VAVE is defined as the average output, and  $\Delta V_{MAX}$ , the maximum value of  $\Delta V_{i}$  in the range of the following pixel.

Red, green, blue pixel arrangement PDF is when i = 1 to 10699. However, the definition of  $\Delta$ Vi is as follows.  $\Delta$ Vi = ABS {Vout (i) - Vout (i + 1)}

Vout (i) is signal output of an effective pixel (i pixel) and Vout (i + 1) is of the adjacent pixel (i + 1 pixel).

- 5. Specifies at the minimum value of the saturation output voltage.
- 6. SEmin is the exposure at the minimum value (1V) of the saturation output voltage.
- 7. Saturation exposure is defined as in the following figure for each color. SE = Vsat/R
- 8. For each color, Main Line is defined by the difference between the average value of D2 to D64 dummy signal during no incident light and of D66 to D82, S1 to S700. Sub Line is defined by the difference between the average value of D2' to D64' dummy signal during no incident light and of D66' to D82', S1' to S10700'. Optical signal integration time τ int stands at 20ms.
- 9. For each color, calculate the difference as follows; the maximum and minimum values of the dark output voltage of respective Main Line and Sub Line; the dark voltage average value of respective Main Line and Sub Line. Then, the highest value is defined as dark signal nonuniformity. Optical signal integration time τ int stands at 20ms.
- 10. Vout = 500mV (Typ.)
- 11. Vos is defined as the output DC value when  $\phi$ RS is high.
- 12. For each color, the Main Line offset level of the optical black pixel is defined as Vos-main, the Sub Line offset level, Vos-sub. Then, the offset level difference is defined as indicated below.

 $\Delta Vos = |Vos-main - Vos-sub|$ 



Clock Timing Chart 1 (Using both Main Line and Sub Line)



Note) The transfer pulse  $\phi1,\,\phi2,\,\phi1L'$  and  $\phi2L$  must have more than 10805 cycles.  $\phi3$  and  $\phi4$  must have more than 21610 cycles.

| 6|

ILX137K

SONA





Note) The transfer pulse  $\phi 1$ ,  $\phi 2$ ,  $\phi 1L'$ ,  $\phi 2L$ ,  $\phi 3$  and  $\phi 4$  have must more than 10816 cycles.

# **Clock Timing Chart 3**



# **Clock Pulse Recommended Timing**

| Item                                | Symbol | Min. | Тур.  | Max. | Unit |
|-------------------------------------|--------|------|-------|------|------|
| φROG, φ1 pulse timing               | t1     | 50   | 100   | _    | ns   |
|                                     | t2     | 100  | —     | —    | μs   |
| φROG, φ1 pulse timing               | t3     | 1200 | 1500  | _    | ns   |
|                                     | t4     | 0    | 5     | 30   | ns   |
| ♦ROG pulse fall time                | t5     | 0    | 5     | 30   | ns   |
| φ1 pulse rise/φ2 pulse fall time    | t6     | 0    | 20    | 60   | ns   |
| φ1 pulse fall/φ2 pulse rise time    | t7     | 0    | 20    | 60   | ns   |
| φ1L' pulse rise/φ2L pulse fall time | t8     | 0    | 10    | 30*1 | ns   |
| φ1L' pulse fall/φ2L pulse rise time | t9     | 0    | 10    | 30*1 | ns   |
| φ3 pulse rise/φ4 pulse fall time    | t10    | 0    | 10    | 30*1 | ns   |
| φ3 pulse fall/φ4 pulse rise time    | t11    | 0    | 10    | 30*1 | ns   |
|                                     | t12    | 0    | 10    | 30*1 | ns   |
|                                     | t13    | 0    | 10    | 30*1 | ns   |
|                                     | t14    | 20   | 100*1 | _    | ns   |
| φ1L', φ2L – φ3, φ4 pulse timing 1   | t15    | 0    | 40    | —    | ns   |
| φ1L', φ2L – φ3, φ4 pulse timing 2   | t16    | 35   | 210*1 | —    | ns   |
| φRS, φ3 pulse timing                | t17    | 50   | 125*1 | —    | ns   |
| +2 +4 pulse low lovel period        | t18    | 35   | 250   | —    | ns   |
| φ3, φ4 pulse low level period       | t19    | 35   | 250   | _    | ns   |
|                                     | t20    | —    | 30    | —    | ns   |
| Signal output delay time            | t21    | _    | 10    | _    | ns   |
|                                     | t22    | —    | 30    | —    | ns   |

The recommended duty of  $\phi 1$ ,  $\phi 2$ ,  $\phi 1L'$ ,  $\phi 2L$ ,  $\phi 3$  and  $\phi 4 = 50\%$ .

\*1 These timing is the recommended condition under  $f\phi_{RS} = 2MHz$ .





Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

# Notes of Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for prevention of static charges.
- 2) Notes on Handling CCD Packages

The following points should be observed when handling and installing packages.

- a) Remain within the following limits when applying static load to the package:
  - (1) Compressive strength: 39N/surface (Do not apply load more than 0.7mm inside the outer perimeter of the glass portion.)
  - (2) Shearing strength: 29N/surface
  - (3) Tensile strength: 29N/surface
  - (4) Torsional strength: 0.9Nm



- b) In addition, if a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portion. Therefore, for installation, either use an elastic load, such as a spring plate, or an adhesive.
- c) Be aware that any of the following can cause the package to crack or dust to be generated.
  - (1) Applying repetitive bending stress to the external leads.
  - (2) Applying heat to the external leads for an extended period of time with soldering iron.
  - (3) Rapid cooling or heating.
  - (4) Prying the plastic portion and ceramic portion away at a support point of the adhesive layer.
  - (5) Applying the metal a crash or a rub against the plastic portion.

Note that the preceding notes should also be observed when removing a component from a board after it has already been soldered.

d) The notch of the plastic portion is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch or ceramic may overlap with the notch of the plastic portion.

- 3) Soldering
  - a) Make sure the package temperature does not exceed 80°C.
  - b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less then 2 seconds. For repairs and remount, cool sufficiently.
  - c) To dismount an imaging device, do not use a solder suction equipment. When using an electric desoldering tool, ground the controller. For the control system, use a zero cross type.
- 4) Dust and dirt protection
  - a) Operate in clean environments.
  - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces.
     Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
  - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
  - d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.



#### PACKAGE STRUCTURE

Package Outline

Unit: mm

| PACKA  | GE MATERIAL | Plastic, Ceramic |   |
|--------|-------------|------------------|---|
| LEAD 1 | REATMENT    | GOLD PLATING     |   |
| LEAD   | MATERIAL    | 42 ALLOY         |   |
| PACKA  | GE MASS     | 5.43g            |   |
| DRAW   | NG NUMBER   | LS-B36(E)        |   |
|        |             |                  | - |

- 1. The height from the bottom to the sensor surface is 2.38  $\pm$  0.3mm.
- 2. The thickness of the cover glass is 0.7mm, and the refractive index is 1.5.

ILX137K