

1024 BIT BIPOLAR TTL

PROGRAMMABLE READ ONLY MEMORY

Description

The $\mu PB403C$, $\mu PB403D$, $\mu PB423C$ and $\mu PB423D$ are high speed, electrically programmable, fully decoded 1024 bit TTL read only memories. On-chip address decoding, two chip select inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The $\mu PB403C$, $\mu PB403D$, $\mu PB423C$ and $\mu PB423D$ are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

Features

256 WORDS x 4 BITS organization (Fully decoded)

TTL Interface

Fast read access time : 35 ns MAX. (µPB403-2, µPB423-2)

Medium power consumption : 400mW TYP.
 Two chip select inputs for memory expansion

 Open-Collector outputs (μPB403C, μPB403D)/Three-state outputs (μPB423C, μPB423D)


Cerdip 16-Lead Dual In-Line Package (μPB403D, μPB423D)
 Plastic 16-Lead Dual In-Line Package (μPB403C, μPB423C)

Fast Programming time : 200 μs/bit TYP.

Replaceable with : Signetics' 82S 126/129; Harris' HM7610/

7611 and equivalent devices (as a ROM)

Connection Diagram (Top View)



Pin names

A0-A7 : Address Inputs
O1-O4 : Data Outputs
CS1, CS2: Chip Select Inputs
VCC = Power Supply (+5V)
GND = Ground



Operation


1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the eight address inputs in TTL levels. Either or both of the two chip select inputs should be at a logic one (high). Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

2. Reading

To read the memory, both of the two chip select inputs should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When either or both of the two chip select inputs are at logic one (high), all the outputs will be high (floating).

Connection Diagram (Top View)





ABSOLUTE MAXIMUM RATINGS

Supply Voltage	VCC	-0.5 to +7.0	V
Input Voltage	٧ı	-0.5 to +5.5	V
Output Voltage	Vo	-0.5 to +5.5	V
Output Current	10	50	mA
Operating Temperature	T_{opt}	-25 to +75	°C
Storage Temperature			•
Cerdip Package	T_{stg}	-65 to +150	°C
Plastic Package	T_{stg}	-55 to +125	°C

D.C. CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_a = 0 to 75 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CO	NDITION
Input High Voltage	VIH	2.0			V		
Input Low Voltage	VIL			0.85	V		
Input High Current	ИН			40	μΑ	V ₁ =5.5 V	V _{CC} =5.5 V
Input Low Current	-116			0.25	mA	V ₁ =0.4 V	V _{CC} =5.5 V
Output Low Voltage	VOL			0.45	V	I _O =16 mA	V _{CC} =4.5 V
Output Leakage Current	IOFF1			40	μΑ	V _O =5.5 V	V _{CC} =5.5 V
Output Leakage Current	-loff2			40	μΑ	V _O =0.4 V	V _{CC} =5.5 V
Input Clamp Voltage	-VIC			1.2	V	I _I =-18 mA	V _{CC} =4.5 V
Power Supply Current	ICC		80	130	mA	All Inputs Gro	unded.VCC=5.5 V
Output High Voltage	Voн	2.4			V	1 _O =-2.4 mA	V _{CC} =4.5 V
Output Short Circuit Current	-Isc	15		60	mA	VO=0 V	

^{*} Note: Applicable to μ PB423C and μ PB423D.

CAPACITANCE (V_{CC} = 5 V, f = 1 MHz, T_a = 25 °C)

0/11/10/11/11		_			
CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITION
Input Capacitance	CIN		8	pF	V _{IN} = 2.5 V
Output Capacitance	COUT		10	pF	V _{OUT} = 2.5 V

A.C. CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_a = 0 to 75 °C)

	0.44001	μPB403C-2 μPB403D-2	PB423C-2بر, PB423D-2بر,	μPB403C-1 μPB403D-1	μPB423C-1 μPB423D-1		, μPB423C , μPB423D	UNIT
CHARACTERISTIC	SYMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Address Access Time	tAA		35		45		60	ns
Chip Select Access Time	†ACS		25		30		35	ns
Chip Select Disable Time	tDCS		25		30		35	ns


Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level,

less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C_L in Fig. 1 includes jig and probe stray capacitances.





PROGRAMMING SPECIFICATION

It is imperative that this specification be rigorously observed in order to correctly program the μ PB403C, μ PB403D, μ PB423C and μ PB423D. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse			
Amplitude	200 ±5 %	mA	
Clamp Voltage	28 +0 % -2 %		
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V/ µ s	
Pulse Width	7.5 ±5 %	μs	15 V point/150 Ω load.
Duty Cycle	70 % MIN.		
Sense Current			
Amplitude	20 ±0.5	mA	
Clamp Voltage	28 +0 % -2 %	V	
Ramp Rate	70 MAX.	V/ µ s	15 V point/150 Ω load.
Sense Current Interruption before and after address change	10 MIN.	μs	
Programming VCC	5.0 +5 % -0 %	V	,
Maximum Sensed Voltage* for programmed "1"	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	

^{*} A bit is judged to be programmed when two successive sense readings 10 μs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.





Fig. 2 Typical Output Voltage Waveform.



Package Dimensions 16PIN Plastic DIP (300 mil)

Item	Millimeters
A	20.32 max
В	1.27 max
С	2.54 [TP]
D	.50 ± .10
E	17.78
F	1.2 min
G	3.5 ± .03
Н	.51 min
1	4.31 max
J	5.08 max
K	7.62 [TP]
L	6.4
M	.25 ^{+.10} 05
N	1.0 min



16PIN Cerdip DIP (300 mil)

ITEM	MILLIMETER
Α	20.32 MAX
В	1.27 MAX
С	2.54 (T.P.)
D	0.46 ± 0.05
F	1.42 MIN.
G	3.5 ^{± 0 3}
н	0.51 MIN.
1	3.70
J	5.08 MAX
К	7.62 (T.P.)
L	6.75
М	0.25 ^{± 0 05}
N	0.25
Р	0.89 MIN.

