

PBL 3764 Subscriber Line Interface Circuit

Description

The PBL 3764 Subscriber Line Interface Circuit (SLIC) is a bipolar integrated circuit in 75 V technology which replaces the conventional transformer based analog line interface circuit in PABX and other telecommunications equipment with a modern, compact solid state design. Not only is required PCB area reduced, but lesser component weight and height result as well. The PBL 3764 has been optimized for low cost and to require only a minimum of external components.

The PBL 3764 programmable, constant-current feed system can operate with battery supply voltages down to 24 V to reduce line card power dissipation.

The SLIC incorporates loop current, ground key and ring trip detection functions as well as a ring relay driver.

Two- to four-wire and four- to two-wire voice frequency (vf) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter (e.g. SLAC, SiCoFi, Combo II). The programmable CODEC/filter option provides for flexible line card designs with features such as transmit and receive gains, hybrid balance and two-wire impedance adjustable by the system controller. In the conventional CODEC/filter implementation the two-wire impedance is set by a simple external network.


Longitudinal line voltages are suppressed by a feedback loop in the SLIC. Longitudinal balance specifications exceed FCC and EIA requirements.


The PBL 3764 package is 22-pin, dual-in-line, 28-pin j-leaded chip carrier or 32-pin leadless chip carrier.

Refer to Ericsson Components AB family of central office SLICs for applications requiring additional functions.

Key Features

- Battery feed characteristics programmable via external resistors; feed characteristics independent of SLIC battery supply variations
- Battery supply voltage as low as 24 V for power efficient line card designs
- · Ring relay driver
- Loop current, ground key and ring trip detection functions
- Programmable loop current detector threshold
- Hybrid function with all types of CODEC/filter devices
- Programmable line terminating impedance, complex or real
- On-hook transmission
- Longitudinal balance specifications in excess of FCC and EIA requirements
- Low 21 mW on-hook power dissipation
- Tip-ring open circuit state for subscriber loop power denial
- -40 °C to +85 °C ambient temperature range







Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T _{Stg}	-60	+150	°C
Operating temperature range	T _{Case}	-40	+110	°C
Operating junction temperature range	T	-40	+140	°C
Storage humidity, Note 1	RH	5	95	% RH
Power supply, $-40^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 85^{\circ}\text{C}$				
$V_{\rm cc}$ with respect to AGND	V _{cc}	0.5	7	V
V _{EE} with respect to AGND	V _{EE}	-7	0.5	V
V _{eat} with respect to BGND	V _{Bat}	-70	0.5	V
Power dissipation				
Continuous power dissipation at T _{Amb} ≤ 70 °C	$P_{_{\mathrm{D}}}$		1.5	W
Peak power dissipation at $T_{Amb} = 70 ^{\circ}\text{C}$, t < 100 ms, $t_{Rep} > 1 \text{sec.}$	P _{DP}		4	W
Ground				
Voltage between AGND and BGND	V_G	-0.3	0.3	ν
Relay driver				
Ring relay supply voltage	V _{Ring}	Ó	$V_{Bat} + 75$	V
Ring relay current	Ring		50	mA
Ring trip comparator				
Input voltage	V_{DT}, V_{DR}	V _{Bat}	0	V
Input current	I _{DT} , I _{DR}	-5	5	mĀ
Digital inputs, outputs (C1, C2, E0, E1, DET)				
Input voltage	$V_{_{ID}}$	0	V_{cc}	V
Output voltage (DET not active)	V _{od}	0	V _{cc}	٧
Output current (DET)	I _{op}		5	mA
TIPX and RINGX terminals, -40°C ≤ T _{Amb} ≤ 85°C				
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2	V_{TA}, V_{RA}	V _{Bat}	2	Λ
TIPX or RINGX, pulse < 10 ms, t _{Rep} > 10 s, Note 2	V _{TA} , V _{RA}	V _{Bat} - 20	5	V
TIPX or RINGX, pulse < 1 μs, t _{see} > 10 s, Note 2	V _{TA} , V _{RA}	V _{Bat} - 40	10	V
TIP or RING, pulse < 250 ns, t _{Rep} > 10 s, Note 3	V _{TA} , V _{RA}	V _{Bat} - 70	15	V
TIPX or RINGX current	DCMET		70	mA

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Case temperature	T _{Case}	-40	100	°C
V _{cc} with respect to AGND	V _{cc}	4.75	5.25	٧
V _{EE} with respect to AGND	V _{EE}	-5.25	-4.75	V
V _{Bat} with respect to BGND	V_{Bat}	-58	-24	V

Notes

- 1. Applicable for ceramic package.
- A diode in series with the V_{Bat} input increases the permitted continuous voltage and pulse < 10 ms to -70 V. A pulse ≤ 1μs is increased to the greater of |-70 V| and |V_{Bat} 40V|.
 R_{F1}, R_{F2} ≥ 20 Ω is also required. Pulse is supplied to TIP and RING outside R_{F1}, R_{F2}.



Electrical Characteristics

-40 °C \leq T_{Amb} \leq 85 °C, V_{CC} = +5 V \pm 5%, V_{EE} = -5 V \pm 5%, V_{Bat} = -28 V, AGND=BGND, R_{SG} = ∞ , R_{DC1} = R_{DC2} = 41.2 k Ω , C_{HP} = 10 nF, C_{DC} = 1.5 μ F, Z_L = 600 Ω , unless otherwise specified. All pin number references in the text and figures refer to the 22-pin DIP unless otherwise indicated.

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Two-wire port						
Overload level, V _{TRO}	1	$Z_L = 600 \Omega$, 1% THD Note 1	3.1			V _{Peak}
Input impedance, Z _{TB}		Note 2				
Longitudinal impedance, Z _{LT} , Z _{LR}		0 < f < 100 Hz		20	35	Ω/wire
Longitudinal current limit, ILT, ILB		active state			20	mA _{Peak} /wire
		stand-by state			5	mA _{Peak} /wire
Longitudinal to metallic balance, B _{LM}		IEEE standard 455-1985				
		0.2 kHz < f < 4.0 kHz				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		-40°C ≤ T _{Amb} ≤ 85°C	55	70	_	dB
Metallic to longitudinal balance, B _{ML}		FCC part 68, paragraph 68.310			·	
ML		0.2 kHz < f < 1.0 kHz	60	65		dB
		1.0 kHz < f < 4.0 kHz	50	55	_	dB
Longitudinal to metallic balance, B _{LME}	2	0.2 kHz < f < 4.0 kHz	**			
Longitudinal to motamo 2 dano 1, a Lime		$B_{LME} = 20 \cdot Log \left \frac{E_L}{V_{TR}} \right $				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		$-40^{\circ}\text{C} \le \text{T}_{Amb} \le 85^{\circ}\text{C}$	55	70		dB
Longitudinal to four-wire balance, B _{LEE}	2	0.2 kHz < f < 4.0 kHz				
		$B_{LFE} = 20 \cdot Log \left \frac{E_L}{V_{TV}} \right $				
		$0^{\circ}\text{C} \leq \text{T}_{\text{Amb}} \leq 70^{\circ}\text{C}$	63	70		dB
		$-40^{\circ}\text{C} \le T_{\text{Amb}} \le 85^{\circ}\text{C}$	55	70		dB
Metallic to longitudinal balance, B _{MLE}	3	0.2 kHz < f < 4.0 kHz	50	55		dB
MLC		$B_{MLE} = 20 \cdot Log \left \frac{E_{TR}}{V_I} \right , E_{RX} = 0$				
Four-wire to longitudinal balance, B _{FLE}	3	0.2 kHz < f < 4.0 kHz	50	55		dB
		$B_{FLE} = 20 \cdot Log \left \frac{E_{RX}}{V_I} \right $				
		E _{TR} source removed				

Figure 1. Overload level, V_{TRO} , two-wire port.


$$\frac{1}{\omega C} << R_{_L}, \, R_{_L} = 600 \text{ ohms}$$


 $R_T = 600 \text{ kohms}, R_{RX} = 300 \text{ kohms}$

Figure 2. Longitudinal to metallic (B_{LME}) and Longitudinal to four-wire (B_{LFE}) balance.

$$\frac{1}{\omega C} <<$$
 150 ohms, $R_{\text{LT}} = R_{\text{LR}} = 300$ ohms

 $R_{\scriptscriptstyle T}$ = 600 kohms, $R_{\scriptscriptstyle RX}$ = 300 kohms







Ref fig	Conditions	Min	Тур	Max	Unit
	$r = 20 \cdot \text{Log} \frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$				
	$Z_{TR} \approx Z_L = \text{nom. } 600 \Omega$				
	0.2 kHz < f < 0.5 kHz	25			dB
	0.5 kHz < f < 1.0 kHz	27			dB
	1.0 kHz < f < 3.4 kHz, Note 10	23			dB
	active, $I_L = 0$		- 4		٧
	stand-by, I _L = 0		0		V
	active, I _L = 0		- 24		٧
	stand-by, $I_L = 0$		- 28		V
4	Load impedance > 20 k Ω ,	3.1			V _{Peak}
	1% THD, Note 3				
	$0^{\circ}\text{C} \le \text{T}_{Amh} \le 70^{\circ}\text{C}$	-25	±5	25	mV
	$-40^{\circ}\text{C} \le T_{Amb} \le 85^{\circ}\text{C}$	-30	±5	30	mV
	0.2 kHz < f < 3.4 kHz		<5	20	Ω
	0.3 kHz < f < 3.4 kHz				
	$0^{\circ}\text{C} \leq \text{T}_{\text{Amb}} \leq 70^{\circ}\text{C}$	0.988	1.000	1.012	ratio
	$-40^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 85^{\circ}\text{C}$	0.980	1.000	1.020	ratio
	•				
	I _{RSN} = 0 mA		0		V
	0.2 kHz < f < 3.4 kHz		<10	20	Ω
	0.3 kHz < f < 3.4 kHz				
	$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	988	1000	1012	ratio
	$-40^{\circ}\text{C} \le T_{\text{Amb}} \le 85^{\circ}\text{C}$	980	1000	1020	ratio
					·
5	0.3 kHz < f < 3.4 kHz				
	relative to 0 dBm, 1.0 kHz. E _{pv} = 0 V				
		-0.1	±0.03	0.1	dB
		-0.2	±0.03	0.2	dB
5	0.3 kHz < f < 3.4 kHz				dB
	0°C ≤ T _{Amb} ≤ 70°C	-0.1	±0.03	0.1	dB
	4 4 5	fig Conditions $r = 20 \cdot \text{Log} \frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$ $Z_{TR} \approx Z_L = \text{nom. } 600 \Omega$ $0.2 \text{ kHz } < f < 0.5 \text{ kHz}$ $0.5 \text{ kHz } < f < 1.0 \text{ kHz}$ $1.0 \text{ kHz } < f < 3.4 \text{ kHz, Note } 10$ active, $I_L = 0$ stand-by, $I_L = 0$ stand-by, $I_L = 0$ $10 \text{ stand-by, } I_L = 0$ $10 \text{ stand-by, } I_L = 0$ $10 \text{ stand-by, } I_L = 0$ 4 Load impedance > 20 kΩ, 196 THD, Note 3 $10^{\circ}\text{C} \le T_{Amb} \le 85^{\circ}\text{C}$ $10.2 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz } < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$ $10.3 \text{ kHz} < f < 3.4 \text{ kHz}$	fig Conditions Min	tig Conditions Min Typ $\Gamma = 20 \cdot Log$ $\frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$ 2 $Z_{TR} \approx Z_L = nom. 600 \Omega$ 0.2 kHz < f < 0.5 kHz	fig Conditions Min Typ Max




Figure 3. Metallic to longitudinal and fourwire to longitudinal balance.

$$\frac{1}{\omega C}$$
 << 150 Ω , $R_{LT} = R_{LR} = 300 \Omega$

$$R_T = 600 \text{ k}\Omega$$
, $R_{RX} = 300 \text{ k}\Omega$




Figure 4. Overload level, V_{TXO} , four-wire transmit port,

$$\frac{1}{\omega C}$$
 << R_L , R_L = 600 Ω

$$R_{_{T}}=600~k\Omega,~R_{_{RX}}=300~k\Omega$$




Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to four-wire, g ₄₋₄	5	0.3 kHz < f < 3.4 kHz				
		relative to 0 dBm, 1.0 kHz. $E_G = 0 \text{ V}$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	-0.1	±0.03	0.1	dB
		-40°C ≤ T _{Amb} ≤ 85°C	-0.2	±0.03	0.2	dB
Insertion loss				<u></u>		
Two-wire to four-wire, G ₂₋₄	5	0 dBm, 1.0 kHz, Note 4				
		$G_{2-4} = 20 \cdot \text{Log} \left \frac{V_{TX}}{V_{TR}} \right , E_{RX} = 0$				
		$0^{\circ}\text{C} \le \text{T}_{Amb} \le 70^{\circ}\text{C}$	-0.1	0	0.1	dB
			-0.2	0	0.2	dB
Four-wire to two-wire, G ₄₋₂	5	-40°C ≤ T _{Amb} ≤ 85°C 0 dBm, 1.0 kHz, Notes 4, 5				
,-		$G_{4-2} = 20 \cdot \text{Log} \left \frac{V_{TR}}{E_{nv}} \right , E_G = 0$				
		$0^{\circ}\text{C} \leq \text{T}_{Amb} \leq 70^{\circ}\text{C}$	-0.1	0	0.1	ďΒ
		-40°C ≤ T _{Amb} ≤ 85°C	-0.2	0	0.2	dB
Gain tracking						
Two-wire to four-wire	5	Ref10 dBm, 1.0 kHz, Note 7				
		-40 dBm to +3 dBm	-0.1	±0.03	0.1	dB
		-55 dBm to -40 dBm		±0.03		dB
Four-wire to two-wire	5	Ref10 dBm, 1.0 kHz, Note 8				
. Sat Mile IS the Wile	-	-40 dBm to +3 dBm	-0.1	±0.03	0.1	dB
		-55 dBm to -40 dBm		±0.03		dB
Noise						
Idle channel noise at two-wire		C-message weighting	***	7.5	8.9	dBrnC
(TIPX-RINGX) or four-wire (V _{TX}) output		Psophometrical weighting		-83	-81.6	dBmp
		Note 6				
Harmonic distortion						
Two-wire to four-wire		0 dBm, 1.0 kHz test signal		-65	-54	dB
Four-wire to two-wire		0.3 kHz < f < 3.4 kHz		65	-54	dB
Battery feed characteristics						
Constant loop current, I _L		$I_L = \frac{2500}{R_{DC1} + R_{DC2}} , R_{DC1}, R_{DC2} \text{ in } k\Omega$	0.9 I _L	I _L	1.1	mA
Stand-by state loop current, I,		11.7 1 5	0.8 I _L	i	1.2 l _L	mA
tolerance range		$I_L = \frac{ V_{BA} ^{-3}}{R_L + 1800}$ $T_A = 25^{\circ}C$				
Loop current detector						
On-threshold, I _{LTHOn}		R _o in kΩ, Note 9				
· Linon		$0^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 70^{\circ}\text{C}$	403/R _D	465/R _p	520/R _D	mΑ
		$-40^{\circ}\text{C} \le T_{Amb} \le 85^{\circ}\text{C}$	372/R _D	465/R _D	558/R _D	mΑ
Off-threshold, I _{LTHOff}		R _p in kΩ, Note 9				
· LINON		$0^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 70^{\circ}\text{C}$	355/R _D	405/R _D	455/R _D	mA
		-40°C ≤ T _{Amb} ≤ 85°C	325/R _D	405/R _D	485/R _D	mΑ

Figure 5.
Frequency response, insertion loss, gain tracking.

$$\frac{1}{\omega C}$$
 << R_{L^1} R_{E} = 600 Ω

 $R_{_{T}} = 600 \text{ k}\Omega, R_{_{\scriptsize{\scriptsize{RX}}}} = 300 \text{ k}\Omega$





Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Hysteresis, Δl _{LTHak}		R _D in kohms, Note 9				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	35/R _D	$60/R_{D}$	$90/R_{\scriptscriptstyle D}$	mA
		$-40^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 85^{\circ}\text{C}$	25/R _D	60/R _D	95/R _D	mA
Ground key detector						
$_{\text{TIPX}}$ and I_{RINGX} current difference, ΔI_{LOn} ,		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	9	12	16	mA
to trigger the ground key detector		$-40^{\circ}\text{C} \le \text{T}_{Amb} \le 85^{\circ}\text{C}$	8	12	17	mA_
I_{TIPX} and I_{RINGX} current difference, ΔI_{LOff} ,		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	4	7	11	mA
o return the triggered ground key detector to idle state		-40°C ≤ T _{Amb} ≤ 85°C	3	7	12	mA
Hysteresis, ΔI _{ι.TH}		$ \Delta _{LOn} - \Delta _{LOff} $				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	3	5	8	mA
		-40°C ≤ T _{Amb} ≤ 85°C	0	5	9	mA
Ring trip detector						
Offset voltage, ΔV_{DTR}		Source resistance, $R_S = 0 \Omega$	-20		20	mV
Input bias current, I _B		$I_{B} = (I_{DT} + I_{DB})/2$	-500	-100		nA
Input resistance			4			140
unbalanced			1			MΩ
balanced			3			MΩ
Input common mode range, V _{DT} , V _{DR}			V _{Bat}		-2	V
Ring relay driver						
Saturation voltage, V _{OL}		I _{OL} = 25 mA		1.0	1.5	
Off state leakage current, I _{LK}		V _{OH} = 12 V	 		10	μA
Digital inputs (C1, C2, E0, E1)						
Input low voltage, V _{IL}			0		8.0	V
Input high voltage, V _{IH}			2.0		V _{cç}	V
Input low current, I _{IL}		V _{IL} = 0.4 V				
C1, C2			-200			μΑ
E0, E1			-100			μΑ
Input high current, I _{IH}		V _{IH} = 2.4 V			40	μΑ
Detector output (DET)						
Output low voltage, V _{OL}		$I_{OL} = 2 \text{ mA}$			0.45	V
Output high voltage,V _{он}		I _{OH} = 100 μ A	2.7			V
Internal pull-up resistor			10	15	20	kΩ
Power dissipation (V _{Bat} = -28V)						
P ₁		Open circuit state, C_1 , $C_2 = 0$, 0		15		mW
		Stand-by state,				
P ₂	_	$C_1, C_2 = 1, 1; on-hook$		21		mW
_		Active state, C_1 , $C_2 = 0$, 1		455	4.15	***
P_3		On-hook, $R_L = \infty \Omega$		100	115	mW
P ₄		Off-hook, $R_L = 0 \Omega$		0.9	1.1	W
P ₅		Off-hook, $R_L = 300 \Omega$		0.7	0.75	W
P_{6}		Off-hook, $R_L = 600 \Omega$		0.4	0.5	W
Temperature guard						
Junction threshold temperature, T_{JG}					150	°C
Power supply currents						
V _{cc} current, I _{cc}		Open circuit state		1.2	1.5	mA
V _{EE} current, I _{EE}		$C_2, C_1 = 0, 0$		0.5	8.0	mA
V _{Bat} current, I _{Bat}		On-hook		0.2	0.4	mA



Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
V current l		Stand-by state		1.4	1.7	mA
V _{cc} current, I _{cc}		C_2 , $C_1 = 1$, 1		0.5	8.0	mA
V _{EE} current, I _{EE}		On-hook		0.4	0.6	m A
V _{Bat} current, I _{Bat}		Active state		4.0	5.5	mA
V _{cc} current, I _{cc}		C_2 , $C_1 = 1$, 0		1.5	2.2	mA
V _{EE} current, I _{EE} V _{Bat} current, I _{Bat}		On-hook		2.6	3.9	mA
Power supply rejection ratios		·				
V _{cc} to 2- or 4-wire port		Active State	48	50		dB
V _{EE} to 2- or 4-wire port		C2, C1 = 1, 0	48	50		dB
V _{Bat} to 2- or 4-wire port		50Hz < f< 3400Hz, V _n = 100mV	48	50		dB

Notes

- 1. The overload level is specified at the two-wire port with the signal source at the four-wire receive port.
- The two-wire impedance is programmable by selection of external component values according to:

$$Z_{TBX} = Z_T / |G_{TX}G_{BX}|$$
 where:

 Z_{TBX} = impedance between the TIPX and RINGX terminals

 Z_T = programming network between the V_{TX} and RSN terminals

 G_{TX} = transmit gain, nominally = 1

G_{RX} = receive current gain, nominally = -1000 (current defined as positive when flowing into the receive summing node (RSN), and when flowing from Tip to Ring).

- 3. The overload level is specified at the four-wire transmit port, V_{TX} , with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is $G_{TX} = 1$.
- 4. Fuse resistors $R_{\rm F}$ impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for $R_{\rm F}=0$.
- The specified insertion loss tolerance does not include errors caused by external components.

6. The two-wire idle noise is specified with the port terminated in 600 ohms (R_L) and with the four-wire receive port grounded ($E_{\rm R\,X}=0$; see figure 5).

The four-wire idle noise at V_{TX} is specified with the two-wire port terminated in 600 ohms (R_L). The noise specification is with respect to a 600 ohm impedance level at V_{TX} . The four-wire receive port is grounded ($E_{RX} = 0$).

- 7. The level is specified at the two-wire port.
- The level is specified at the four-wire receive port and referenced to a 600 ohm impedance level.
- 9. The loop current value, at which the loop current detector changes state, is programmable by selecting the value of resistor R_D . R_D connects between pins RD (2) and V_{EE} (20). The programming resistor can be calculated as $R_D = K_2/I_{LTH}$, where K_2 is the conversion factor and I_{LTH} is the loop current threshold. Numerical values for K_2 are given in the table in the form K_2/R_D . For further information, refer to the section "Loop monitoring functions", "Loop current detector."
- 10. Higher return loss values can be achieved by adding a reactive component to $R_{\scriptscriptstyle T}$, the two-wire terminating impedance programming resistance, e.g., by dividing $R_{\scriptscriptstyle T}$ into two equal halves and connecting a capacitor from the common point to ground. For $R_{\scriptscriptstyle T}=600$ kohms this capacitor would be approxemately 30 pF. Increasing $C_{\scriptscriptstyle HP}$ to 0.033 μF improves low-frequency return loss.

Pin Description

Refer to figure 6. Note: all pin number references in the text and figures refer to the 22-pin DIP unless otherwise specified.

DIP	PLCC	Symbol D	escription
1	21	HPT	Tip side of ac/dc separation capacitor C_{HP} . Other end of C_{HP} connects to pin 22, HPR.
2	22	RD	Off-hook detector programming resistor $R_{\rm D}$ in parallel with filter capacitor $C_{\rm D}$ connect from RD to $V_{\rm EE}$.
3	23	DŤ	Inputs to the ring trip comparator. With DR more positive than DT the detector output, DET (pin 14), is at
4	25	DR	logic level low, indicating off-hook condition. The ring trip network connects to these two inputs.
5	27	TIPX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire
6	28	RINGX	interface via overvoltage protection components and ring relay (and optional test relay).
7	2	BGND	Battery ground
8	4	V_{cc}	+5V power supply
9	5	RINGRLY	Ring relay driver output. Open collector. Sinks 50 mA to BGND. Must be protected by external inductive kick-back diode.
10	6	V_{Bat}	Battery supply voltage, -24V to -58V. Negative with respect to BGND (pin 7).



11	7	RSG	Saturation guard programming resistor, R_{sg} , connects from this terminal to V_{EE} (pin 20). Refer to section "Battery feed" for detailed information.
12	8	E1	TTL compatible enable input. Enables desired detector to be gated to the DET (pin 14) output. Refer to section Enable inputs for detailed information.
13	9	E0	TTL compatible enable input. Enables the DET (pin 14) output when set to logic level low and disables the DET output when set to logic level high. Refer to section Enable inputs for detailed information.
14	11	DET	Detector output. Inputs C1 (pin 16) and C2 (pin 15) together with enable inputs E0 (pin 13) and E1 (pin 12) select one of the three detectors to be connected to the \overline{DET} output. A logic low at the enabled \overline{DET} output indicates a triggered detector condition. The \overline{DET} output is open collector with internal pull-up resistor (approximately 15 kohms to V_{cc} (pin 8)).
15 16	12 13	C2 C1	C1 and C2 are TTL compatible inputs controlling the SLIC operating states. Refer to section Control inputs for details.
17	14	RDC	Constant current feed is programmed by two resistors connected in series from this pin to the receive summing node (RSN, pin 19). The resistor junction point is decoupled to AGND to isolate the ac signal components.
18	15	AGND	Analog and digital ground. Analog ground is a quiet ground for vf signal processing circuits.
19	16	RSN	Receive summing node. 1000 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing from RINGX (pin 6) to TIPX (pin 5). Programming networks for constant current feed, two-wire impedance and receive gain connect to the receive summing node.
20	18	$V_{\rm EE}$	-5V power supply.
21	19	V _{TX}	Transmit vf output. The ac voltage difference between TIPX (pin 5) and RINGX (pin 6), the ac metallic voltage, is reproduced as an unbalanced AGND referenced signal at V_{TX} with a gain of one. The two-wire impedance programming network connects between V_{TX} and RSN (pin 19).
22	20	HPR	Ring side of ac/dc separation capacitor C _{HP} . Other end of C _{HP} capacitor connects to pin 1, HPT.
	3, 10 17, 2		Some of the pins marked N/C will be used for heat sinking and may be internally connected to V _{Bat} . Contact the factory for further information before making external connections to these pins.
	26 1	$\begin{array}{c} TIPX_{Sense} \\ RINGX_{Sens} \end{array}$	$TIPX_{Sense}$ and $RINGX_{Sense}$ are internally connected to $TIPX$ and $RINGX$ respectively. $TIPX_{Sense}$ and $RINGX_{Sense}$ are used during manufacturing, but require no connections in SLIC applications, i.e. leave open.




Figure 6. Pin configuration, 28--pin j-leaded chip carrier and 22-pin dual-in line package, top view.



Functional Description and Applications Information

Transmission

General

A simplified ac model of the transmission circuits is shown in figure 7. Circuit analysis yields:

$$V_{TR} = V_{TX} + I_{M} \cdot 2R_{F} \qquad (1)$$

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{M}}{1000}$$
 (2)

$$V_{TR} = E_G - I_M \cdot Z_L \tag{3}$$

where:

V_{TX} is a ground referenced unity gain version of the ac metallic voltage between the TIPX and RINGX terminals.

V_{TR} is the ac metallic voltage between tip and ring.

E_g is the line open circuit ac metallic voltage.

is the ac metallic current.

R_F is a fuse resistor.

إ is the line impedance.

Z_T determines the SLIC TIPX to RINGX impedance.

Z_{RX} controls four- to two-wire gain.

V_{RX} is the analog ground referenced receive signal.

Two-wire impedance

To calculate $Z_{\rm TR}$, the impedance presented to the two-wire line by the SLIC including the fuse resistors $R_{\rm F}$, let:

$$V_{RX} = 0$$
.

From (1) and (2): $Z_{TR} = Z_T/1000 + 2R_F$ Thus with Z_{TR} and R_F known:

$$Z_T = 1000 \cdot (Z_{TR} - 2R_F)$$

Example:

Calculate Z_T to make Z_{TR} = 900Ω in series with 2.16 μ F. R_F = $20~\Omega$

$$Z_T = 1000 \cdot (900 + \frac{1}{j\omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 20)$$

which yields:

 $Z_{\rm T} = 860 \ k\Omega$ in series with 2.16 nF.

Two-wire to four-wire gain

From (1) and (2) with $V_{\rm RX} = 0$:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T/1000}{Z_T/1000 + 2R_F}$$

Four-wire to two-wire gain

From (1), (2) and (3) with $E_{\rm G} = 0$:

$$G_{\text{A-2}} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{Z_T/1000 + 2R_F + Z_L}$$

For applications where $Z_T/1000 + 2R_F$ is chosen to be equal to Z_L , the expression for $G_{4.2}$ simplifies to:

$$G_{4-2} = -\frac{Z_T}{Z_{px}} \cdot \frac{1}{2}$$

Four-wire to four-wire gain

From (1), (2) and (3) with $E_G = 0$:

$$G_{_{4\cdot4}}\!=\!\frac{V_{_{TX}}}{V_{_{RX}}}\!=-\frac{Z_{_{T}}}{Z_{_{RX}}}\bullet\frac{Z_{_{L}}\!+2R_{_{F}}}{Z_{_{T}}/1000+2R_{_{F}}+Z_{_{L}}}$$

Hybrid function

The PBL 3764 SLIC forms a particularly flexible and compact line interface when used with a SLAC (Subscriber Line Audio Processing Circuit) or other programmable CODEC/filters. The SLAC allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the SLAC permits transmit and receive gain adjustments in 0.1 dB steps. Please, refer to SLAC or other programmable CODEC/filter data sheets for design information.

The hybrid function can also be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 8. Via impedance Z_B a current proportional to V_{RX} is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to V_{RX} is returned to V_{TX} . This voltage is converted by R_{TX} to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{B}} = 0 (E_{G} = 0)$$

The four-wire to four-wire gain, $G_{4.4}$, includes the required phase shift and thus the balance network $Z_{\rm B}$ can be calculated from:

$$\begin{split} &Z_{B} = -R_{TX} \bullet \frac{V_{RX}}{V_{TX}} \\ &= R_{TX} \bullet \frac{Z_{RX}}{Z_{T}} \bullet \frac{Z_{T}/1000 + 2R_{F} + Z_{L}}{Z_{L} + 2R_{F}} \end{split}$$

Example

Calculate $R_{\rm B}$ for the line interface shown in figure 10.

$$R_{B} = 20 \cdot 10^{3} \cdot \frac{634 \cdot 10^{3}}{562 \cdot 10^{3}} \cdot \frac{562 \cdot 10^{3} / 1000 + 2 \cdot 20 + 600}{600 + 2 \cdot 20}$$

= 42.37 kohms (i.e. standard value 42.2 kohms, 1%)

Longitudinal impedance

A feed back loop counteracts




Figure 7. Simplified ac transmission circuit.



longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range. This is accomplished by comparing the instantaneous two-wire longitudinal voltage to an internal longitudinal reference voltage, V_{LBias}. As shown below, the SLIC appears as 20 ohms per wire to longitudinal disturbances. It should be noted that longitudinal currents may exceed the dc loop current without disturbing the vf transmission. Refer to figure 9.

Circuit analysis yields: $(V_{L}/2 + V_{L}/2)/R_{LI} = I_{L}/1000$ which reduces to $R_{LT} = R_{LR} = V_{L}/I_{L} = 20$ ohms where:

 $R_{LI} = 20 \text{ kohms}$

 $R_{LT} = R_{LR} = longitudinal resistance/wire$

V_i = longitudinal voltage at TIPX, RINGX

I = longitudinal current

Ac transmission circuit stability

To ensure stability of the feedback loop shown in block diagram form in figure 7 two compensation capacitors C_{TC} and C_{RC} are required. Figure 10 includes these capacitors. Recommended value is 2200 pF.

Ac - dc separation capacitor, C_{HP}

The high pass filter capacitor connected between terminals 1 and 22 provides the separation between circuits sensing tip-ring dc conditions and circuits processing ac signals. A C_{HP} value of 10 nF will position the low end frequency response 3dB break point at 48 Hz (f_{3dB}) according to $f_{3dB} = 1/(2 \cdot \pi \cdot R_{HP} \cdot C_{HP})$




Figure 8. Hybrid function




Figure 9. Longitudinal impedance.

where $R_{HP} \approx 330$ kohms.

Battery Feed

The block diagram in figure 11 shows the PBL 3764 battery feed system.

For a tip to ring dc voltage V_{TR} less than the saturation guard reference voltage V_{SGReP} the SLIC emulates a constant-current feed characteristic. The constant current is independent of the actual battery voltage, V_{Bat} , connected to the SLIC.

With the tip to ring DC voltage V_{TR} exceeding V_{SGRel} , the feed characteristic changes to a nearly-constant voltage feed. This is to prevent the tip and ring drive amplifiers from distorting the AC signal as might have otherwise occurred due to insufficient voltage margin between V_{TR} and V_{Bat} (pin 10). Thus the SLIC automatically adjusts the tip to ring dc voltage V_{TR} to the maximum safe value.

With the SLIC in the stand-by state $(C_1, C_2 = 1,1)$ a resistive feed characteristic is enabled.

The following text explains the three battery feed cases in more detail.

Case 1: SLIC in the active state; $V_{TR} < V_{SGRef}$

In the active state $C_1 = 0$ and $C_2 = 1$. In this operating state tip to ring voltages V_{TR} less than V_{SGRef} cause the block titled saturation guard (figure 11) to be disabled, i.e. its output is equal to zero. For this case circuit analysis yields:

$$R_{DC1} + R_{DC2} = \frac{2.5V}{I_i} \cdot 1000$$

where:

constant loop current (independant of the loop resistance R₁)

R_{DC1} + R_{DC2} = the programming resistance which sets the constant loop current

For tip to ring voltages V_{TR} less than V_{SGRef} the PBL 3764 thus emulates a constant current feed with the magnitude of the constant current set by the resistors, R_{RG} and R_{RGE}

resistors, $R_{\rm DC1}$ and $R_{\rm DC2}$.

Capacitor $C_{\rm DC}$ at the $R_{\rm DC1}$ - $R_{\rm DC2}$ common point removes vf signals from the battery feed control loop. $C_{\rm DC}$ is calculated according to:

$$C_{DC} = T \cdot (\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}})$$
, where T = 30ms

Note that $R_{DC1} = R_{DC2}$ yields minimum C_{DC} value.






Figure 10. Single-channel subscriber line interface with PBL 3764 and combination CODEC/filter.




Figure 11. Battery feed (C_2 , C_1 = 1, 0; active state).






Figure 12. Loop current as a function of loop resistance.

$$V_{Bat}$$
 = -48 V, R_{SG} = 21.4 kΩ
Curve A: R_{DC1} + R_{DC2} = 50.0 kΩ
Curve B: R_{DC1} + R_{DC2} = 62.5 kΩ
Curve C: R_{DC1} + R_{DC2} = 83.3 kΩ

Curve D: $R_{DC1} + R_{DC2} = 125.0 \text{ k}\Omega$




Figure 13. Tip-ring voltage as a function of loop resistance.

V _{8at} = -48	$V, R_{SG} = 21.4 k\Omega$
Curve A:	$I_{Const} = 35 \text{ mA}$
Curve B:	$I_{Const} = 30 \text{ mA}$
Curve C:	$I_{Const} = 25 \text{ mA}$
Curve D:	$I_{Const} = 20 \text{ mA}$




Figure 14. Loop current as a function of loop resistance.

$$\begin{split} &V_{\text{Bat}} = \text{-24 V}, \ R_{\text{SG}} = \infty \\ &\text{Curve A:} \quad R_{\text{DC1}} + R_{\text{DC2}} = 50.0 \ \text{k}\Omega \\ &\text{Curve B:} \quad R_{\text{DC1}} + R_{\text{DC2}} = 62.5 \ \text{k}\Omega \\ &\text{Curve C:} \quad R_{\text{DC1}} + R_{\text{DC2}} = 83.3 \ \text{k}\Omega \\ &\text{Curve D:} \quad R_{\text{DC1}} + R_{\text{DC2}} = 125.0 \ \text{k}\Omega \end{split}$$




Figure 15. Tip-ring voltage as a function of loop resistance.

$V_{Bat} = -24$	$V, R_{SG} = \infty$
Curve A:	$I_{Const} = 50 \text{ mA}$
Curve B:	l _{const} = 40 mA
Curve C:	$I_{const} = 30 \text{ mA}$
Curve D:	I _{const} = 20 mA



Figure 16. Overload level, V_{TRO} as a function of V_{Margin}.




Figure 17. Loop resistance at $I_i = 18mA$ as a function of V_{Margin} at open loop.

 $V_{Bat} = -48V$

Curve A: I_{Const} = 20mA I_{Const} = 25mA Curve B: $I_{Const} = 30 mA$ Curve C: $I_{Const} = 35mA$ Curve D:




Figure 18. Power derating.

 $P = \frac{T_J - T_{Amb}}{P}$ P = Power

T_{Amb} = Ambient Temperature

Curve A: $T_J = 110^{\circ}C$, Junction Temperature

Θ_{JA} = 50°C/W, Junction-to-ambient Thermal Resistance


140°C, Junction Temperature Curve B: T_j =

Θ_{JA} = 50°C/W, Junction-to-ambient Thermal Resistance

Curve C: T_a= 140°C, Junction Temperature

 $\Theta_{\text{JA}} = \begin{array}{ll} 36.5^{\circ}\text{C/W}, \ \text{Junction-to-ambient} \\ \text{Thermal Resistance (heatsink} \end{array}$

added to PBL 3764)






Curve A: Conventional 2 X 400Ω feed

Curve B: PBL 3764, -48V, 30mA

CurveC: PBL 3764, -28V, 30mA





Case 2: SLIC in the active state $V_{TR} > V_{SGRef}$

In the active state $C_1 = 0$ and $C_2 = 1$. The saturation guard reference voltage is user programmable according to:

$$V_{SGRef} = 12.5. + \frac{5 \cdot 10^5}{R_{SG}}$$

where:

R_{sg} = saturation guard reference programming resistor in ohms.

V_{SGRef} = saturation guard reference voltage in volts.

Once the dc metallic voltage, V_{TR} , exceeds the saturation guard reference voltage, V_{SGRef} the saturation guard becomes active and the following expression describes the battery feed characteristic:

$$V_{TR} = R_L \cdot \frac{16.66 + 5 \cdot 10^5 / R_{SG}}{R_L + (R_{DC1} + R_{DC2}) / 600}$$

where R_{SG} , R_L and V_{TR} have the same meaning as described above.

At open loop, i.e. $R_i \to \infty$, the saturation guard limits the tip-ring voltage to:

$$V_{TR} = 16.66 + (5 \cdot 10^5) / R_{SG}$$

Figures 13 through 15 illustrate the PBL 3764 loop feed with $V_{\rm Bat} = -48V$ and $V_{\rm Bat} = -24V$.

For applications where the tip-to-ring DC voltage, V_{TR} , approaches the V_{Bat} value. R_{SG} should be adjusted as follows:

As a general guideline, adjust R_{SG} in the V_{TR} expression above to yield $V_{TRMax} \leq |V_{Bat}|$ - 8V at maximum loop resistance. Maintaining V_{TR} below this limit ensures vf signal transmission through the SLIC without clipping.

R_{sg} can be calculated from:

$$R_{SG} = \frac{3^{4 + 10^{5}}}{(|V_{Bat}| - V_{Margin}) \cdot [1 + (R_{DC1} + R_{DC2})/600R_{L}] - 16.66V}$$

where:

 $V_{\text{Margin}} = 8V \text{ to allow a maximum overload level, } V_{\text{TRO}}, \text{ of 3.1V}.$

If transmission is required at open loop, i.e., $R_L \to \infty$, the above expression simplifies to:

$$R_{SG} = \frac{5 \cdot 10^5}{|V_{Bat}| - V_{Margin} - 16.66V}$$

In applications where the longest possible two-wire loop length is important, it is possible to increase the maximum loop resistance at minimum allowable loop current by reducing the voltage margin $V_{\text{Margin}} = |V_{\text{Bat}}| - V_{\text{TRMax}}$ from the 8V

suggested above. Doing so will, however, reduce the overload level from 3.1 V_{Peak} as shown in figure 16. Figure 17 shows the typical maximum loop resistance at 18mA as a function of the voltage margin for several values of programmed constant-current feed and $V_{Rat} = -48 \text{ V}$.

Case 3: SLIC in the stand-by state.

In the stand-by state $\rm C_1$ = 1 and $\rm C_2$ = 1. With the SLIC operating in the standby, power saving, state the tip and ring drive amplifiers are disconnected and a resistive battery feed is engaged. The loop current can be calculated from:

$$I_L \approx \ \frac{|V_{Bal}| - 3 \ V}{R_L + 1800 \ \Omega}$$

where:

l = loop current

R_L = loop resistance

V_{Bat} = battery supply voltage

PBL 3764 power dissipation

The short circuit SLIC power dissipation $P_{\rm s}$ is

$$P_{STot} = I_{LS} \cdot (|V_{Bat}| - I_{LS} \cdot 2R_F) + 0.1W$$
where:

V_{Bat} is the battery voltage connected to the SLIC at pin 10.

 $R_{\rm p}$ is the line resistance, 20 Ω

$$I_{LS} = \frac{2.5V}{R_{Dc1} + R_{Dc2}}$$
 • 1000 is the constant loop current.

Consult the power derating diagram, figure 18, to determine allowable safe dissipation. For extreme reliabilty requirements select maximum 110°C junction temperature and for normal requirements maximum 140°C. Note that a short circuited loop is not a normal operating condition. The terminating equipment will add some dc resistance (200 Ω to 300 Ω) even if the wire resistance is near 0 Ω .

Figure 18 compares line feed power dissipation as a function of loop resistance for three cases: feed resistor dissipation for a conventional $2 \cdot 400$ ohm resistive feed, PBL 3764 with 30 mA constant current feed and $V_{Bat} = -48$ V and PBL 3764 with 30 mA constant current feed and $V_{Bat} = -28$ V. The diagram illustrates the significant PBL 3764 power savings compared to the $2 \cdot 400$ ohm feed.

Temperature guard

A ring to ground short circuit fault condition as well as other improper operating conditions may cause excessive SLIC power dissipation. If junction temperature increases beyond 150°C, the temperature guard will trigger, causing the SLIC to be set to a high-impedance state. In this high-impedance state, power dissipation is reduced and the junction temperature will return to a safe value. Once below 150°C, the SLIC is returned back to its normal operating mode and will remain in that state, assuming the fault condition has been removed.

PBL 3764 long loop vf transmission

To ensure that the maximum vf signal intended to be received/transmitted by the SLIC will not experience limiting in the TIPX (pin 5)/RINGX (pin 6) drive amplifiers at long loops, the saturation guard must be correctly progammed. The section, "Battery Feed, Case 2" describes how to calculate a value for the saturation guard programming resistor R_{SG}.

Loop Monitoring Functions

The loop current, ground key and ring trip detectors report their status through a common output, \overline{DET} (pin 14). The detector to be connected to \overline{DET} is selected via the four bit wide control interface C1, C2, E0, E1. Please refer to section Control Inputs for a description of the control interface.

Loop current detector

The loop current value, at which the loop current detector changes state, is programmable by selecting the value of resistor $R_{\rm D}$. $R_{\rm D}$ connects between pins RD (2) and $V_{\rm EE}$ (20). Figure 20 shows a block diagram of the loop current detector. The two-wire interface produces a current flowing out of pin RD (2):

$$I_{RD} = |I_{Tip} - I_{Ring}|/600 = I_{L}/300$$

where $\rm I_{Tip}$ and $\rm I_{Ring}$ are currents flowing into the TIPX and RINGX terminals and $\rm I_L$ is the loop current. The voltage generated by $\rm I_{RD}$ across the programming resistor $\rm R_D$ is compared to an internal 1.25 V reference via a comparator with hysteresis, shown as positve feedback resistor $\rm R_H$ in the block diagram. $\rm R_H$ adds an additional voltage component, $\Delta \rm V_H$, across $\rm R_D$, causing the loop current



detector on-threshold to be slightly higher than the off-threshold, i.e. hysteresis. A logic low results at the DET (pin 14) output when the loop current exceeds the on-threshold:

$$(I_{LTHOn}/300) \cdot R_D - \Delta V_{HOn} > 1.25V.$$

Taking the hysteresis voltage into account, the value for $R_{\rm D}$ can be calculated for a desired $I_{\rm LTHO0}$ as:

$$R_D = 465/I_{LTHOn}$$

 $R_{\rm p}$ is in kohms for $I_{\rm LTHOn}$ in mA.

A logic high results at the DET (pin 14) output when the loop current is less than the off-threshold:

$$(I_{LTHOff}/300) \bullet R_D + \Delta V_{HOff} (=0) < 1.25 V.$$

The loop current off-threshold for a known R_D is then: $I_{LTHOff} = 375/R_D$.

The filter capacitor is calculated according to $C_{\rm D} = T/R_{\rm D}$ with time constant T=0.5 ms. Note that $C_{\rm D}$ may not be required if the DET output is software filtered.

Ground key detector

The ground key detector circuit examines the difference in TIPX and RINGX currents. Should the current difference exceed the threshold value, ΔI_{LOn} , the detector is triggered. As the current difference decreases the detector is reset at current threshold ΔI_{LOff} . $\Delta I_{LOn} > \Delta I_{LOff}$, i.e. the detector has hysteresis. The triggered detector results in a logic low at the $\overline{\rm DET}$ (pin 14) output, assuming the ground key detector has been selected via the four-bit control input (C_1 , C_2 , E_0 , E_1). For ΔI_{LOn} and ΔI_{LOff} numerical values please refer to table "Electrical characteristics".

Ring trip detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT (pin 3) and DR (pin 4). The ringing source can be balanced or unbalanced superimposed on V_{Bat}. The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no dc current flows through the loop and the voltage at comparator input DT is more positive than the voltage at

input DR. When the line goes off-hook, while the ring relay is energized, dc current flows and the comparator input voltage reverses polarity.

Figure 21 is an example of a ring trip detection network. This network is applicable, when the ring voltage superimposed on $V_{\rm Bat}$ is injected on the ring lead of the two-wire port. The dc voltage across sense resistor $R_{\rm RT}$ is monitored by the ring trip comparator input DT via the network $R_{\rm 3}$, $R_{\rm 4}$ and $C_{\rm RT}$. Input DR is set to a reference voltage by resistors $R_{\rm 1}$ and $R_{\rm 2}$. With the line on-hook (no dc current) DT is more positive than DR and the $\overline{\rm DET}$ output will report logic level high, i.e. the detector is not tripped. When the line goes off-hook, while ringing, a dc current will flow through the

loop including sense resistor $R_{\rm RT}$ and will cause input DT to become more negative than input DR. This changes output $\overline{\rm DET}$ to logic level low, i.e. tripped detector condition. The system controller (or line card processor) responds by deenergizing the ring relay, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminal <u>DT</u> is not necessary. A toggling <u>DET</u> output can be examined by a software routine to determine the duty cycle. When the <u>DET</u> output is at logic level low for more than half the time, off-hook condition is indicated.

Relay Driver

The PBL 3764 SLIC incorporates a ring relay driver designed as open




Figure 20. Loop current and ground key detectors.




Figure 21. Ring trip network.



collector (npn) with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. An external inductive kick-back clamp diode must be employed to protect the drive transistor.

Control Inputs

The PBL 3764 SLIC has two TTL compatible control inputs, $\rm C_1$ and $\rm C_2$. A decoder in the SLIC interprets the control input conditions and sets up the commanded operating state.

Open circuit state $(C_2, C_1 = 0, 0)$

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum. No detectors are active.

Ringing State (C_2 , $C_1 = 0$, 1)

The ring relay driver and the ring trip detector are activated. TIPX and RINGX are in the high impedance state and signal transmission is inhibited.

Active State $(C_2, C_1 = 1, 0)$

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. Vf signal transmission is normal. Both the loop current and the ground key detectors are activated. Inputs $E_{\rm o}$ and $E_{\rm t}$ control the selection of one of these detectors to be gated to the DET output. Please, refer to section Enable Inputs.

Stand-By State (C₂, C₁ = 1, 1)

In the Stand-by State the line drive amplifiers are disconnected. The loop feed is converted to resistive form according to:

$$I_L \approx \frac{|V_{BA}| - 3 V}{R_L + 1800 \Omega}$$

where:

I = loop current (A)

V_{Bat} = battery supply voltage (V)

R = loop resistance (ohm)

The standby short circuit loop current (I_{LS}) for $V_{Bat} = -28V$ is then limited to: $I_{LS} \approx 13.9$ mA.

The SLIC on-hook power dissipation

State	E0	E1	C1	C2	SLIC operating state	Active detector	DET Output
1	0	0	0	0	Open circuit	No active detector	Logic level high
2	0	0	0	1	Active	Ground key detector	Ground key status
3	0	0	1	0	Ringing	No active detector	Logic level high
4	0	0	1	1	Stand-by	Ground key detector	Ground key status
5	0	1	0	0	Open circuit	No active detector	Logic level high
6	0	1	0	1	Active	Loop current detector	Loop current status
7	0	1	1	0	Ringing	Ring trip detector	Ring trip status
8	0	1	1	1	Stand-by	Loop current detector	Loop current status
9	1	0	0	0	Open circuit		٦
10	1	0	0	1	Active		
11	1	0	1	0	Ringing		
12	1	0	1	1	Stand-by	Note 1	Logic level high
13	1	1	0	0	Open circuit		Note 1
14	1	1	0	1	Active		
15	1	1	1	0	Ringing		
16	1	1	1	1	Stand-by		

Table 1. SLIC operating states.

Note 1 For operating states 9-16 active detectors are as for operating states 1-8. The DET output is, however, disabled and remains at logic level high regardless of detector status.

Note 2 For operating states 1- 8 the DET output is enabled and will report the status of the active detector. Logic level low indicates a triggered detector.

is 20mW at $V_{Bat} = -28V$.

Both the loop current and ground key detectors are activated in this operating state. Inputs E_0 and E_1 control the selection of one of these detectors to be gated to the \overline{DET} output. Please, refer to section "Enable Inputs".

Table 1 summarizes the above description of the control inputs.

Enable Inputs (E, E,)

Two TTL compatible enable inputs E_0 (pin 13) and E_1 (pin 12) control the function of the DET (pin 14) output.

E₀, when set to logic level low, enables the DET output, which is a collector output with internal pull-up resistor (approx. 15 kohms). A DET output at logic level low indicates triggered detector condition (loop current above threshold current, ground key depressed or telephone off-hook during the ringing cycle). A DET output at logic level high indicates a non triggered detector condition.

 E_0 , when <u>set</u> to logic level high, disables the DET output; i.e. it appears as a resistor connected to $V_{\rm cc}$.

E₁, when set to logic level low, gates the ground key detector to the DET output.

 $\rm E_1$, when set to logic level high, gates the loop or ring trip detector to the $\overline{\rm DET}$ output.

Table 1 summarizes the above description of the enable inputs.

Overvoltage Protection

The PBL 3764 SLIC must be protected against overvoltages and power crosses. Refer to "Maximum Ratings," TIPX and RINGX terminals for maximum allowable transient voltages that may be applied to the SLIC. The circuit shown in figure 10 utilizes diodes together with a clamping device to protect against high voltage transients.

Diodes D₁ and D₂ clamp positive transients directly to ground. These two diodes are reverse biased by the normal negative tip, ring operating voltages.

Diodes D_3 and D_4 clamp negative transients to ground via a device, which is not conducting when exposed to the normal, negative tip, ring operating voltages, but will conduct when exposed to negative transient voltages. This device is necessary since D_3 and D_4 would otherwise be forward biased in the normal operating mode. A zener diode type



device (e.g. General Semiconductor Tranzorb) is suitable for lower energy transients and an SCR type device (e.g. RCA Surgector) is suitable for higher energy transients due to its voltage foldback characteristic. In applications requiring protection only against low energy transients, it is acceptable to connect the anodes of D_3 and D_4 directly to the $V_{\rm Bat}$ supply rail, thus eliminating the need for a device to block normal operating voltages.

The line resistors, R_F, serve the dual purpose of being non-destructing energy dissipaters, when transients are clamped and of being fuses when the line is exposed to a power cross. Ericsson Components AB line resistor PBR 5067 is designed for this application.

Power-up Sequence

The voltage at pin $V_{\rm Bat}$ sets the substrate voltage, which must at all times be kept more negative than the voltage at any other pin to prevent possible latch-up. The correct power-up sequence is ground and $V_{\rm Bat}$, then other supplies and signal leads.

A diode with a 2A current rating connected with its cathode to V_{EE} and anode to V_{Bat} ensures the presence of the most-negative supply voltage at the V_{Bat} pin, if the V_{Bat} supply voltage should be absent. The V_{Bat} pin should not be applied at a faster rate than corresponds to the time constant formed by a 5.10hm resistor in series with the V_{Bat} pin and a 0.47 μF capacitor from the V_{Bat} pin to ground. This RC network may be shared by several SLICs.

Printed Circuit Board Lay-out

Care in PCB lay-out is essential for proper PBL 3764 function. The components connecting to the RSN pin (19) should be in close proximity of that pin such that no interference is injected into the RSN terminal. Ground plane surrounding the RSN pin is advisable.

The two ground pins AGND and BGND should be connected together on the PCB at the device location.

Ordering Information

Package	Temp. Range	Part No.
Plastic DIP	0 to 70°C	PBL 3764N*
Ceramic DIP	0 to 70°C	PBL 3764J
Ceramic DIP	-40 to 85°C	PBL 3764/2J
PLCC	0 to 70°C	PBL 3764QN*
CLCC	0 to 70°C	PBL 3764QC
CLCC	-40 to 85°C	PBL 3764/2QC
LLCC	0 to 70°C	PBL 3764CC
	1	

^{*:} Contact factory for availability