Product Preview

64K x 18 Bit BurstRAM™ Synchronous Fast Static RAM

With Burst Counter and Self-Timed Write

The MCM67M618A is a 1,179,648 bit synchronous static random access memory designed to provide a burstable, high–performance, secondary cache for the MC68040 and PowerPC™ microprocessors. It is organized as 65,536 words of 18 bits, fabricated using Motorola's high–performance silicon–gate BiCMOS technology. The device integrates input registers, a 2–bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0 - A15), data inputs (DQ0 - DQ17), and all control signals, except output enable (\overline{G}) , are clock (K) controlled through positive–edge–triggered noninverting registers.

Bursts can be initiated with either transfer start processor (\overline{TSP}) or transfer start cache controller (\overline{TSC}) input pins. Subsequent burst addresses are generated internally by the MCM67M618A (burst sequence imitates that of the MC68040) and controlled by the burst address advance (\overline{BAA}) input pin. The following pages provide more detailed information on burst controls.


Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased flexibility for incoming signals.

Dual write enables (\overline{LW} and \overline{UW}) are provided to allow individually writeable bytes. \overline{LW} controls DQ0 – DQ8 (the lower bits), while \overline{UW} controls DQ9 – DQ17 (the upper bits).


This device is ideally suited for systems that require wide data bus widths and cache memory.

- Single 5 V ± 5% Power Supply
- Fast Access Times: 9/10/12 ns Max
- Byte Writeable via Dual Write Strobes
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- TSP, TSC, and BAA Burst Control Pins
- Asynchronous Output Enable Controlled Three–State Outputs
- Common Data Inputs and Data Outputs
- High Board Density 52-PLCC Package
- 3.3 V I/O Compatible

MCM67M618A



PIN ASSIGNMENT



PIN NAMES
A0 – A15 Address Inputs K. Clock BAA Burst Address Advance LW Lower Byte Write Enable UW Upper Byte Write Enable TSP, TSC Transfer Start E Chip Enable G Output Enable DQ0 – DQ17 Data Input/Output VCC +5 V Power Supply VSS Ground


All power supply and ground pins must be connected for proper operation of the device.

BurstRAM is a trademark of Motorola, Inc. PowerPC is a trademark of IBM Corp.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 1 5/95






NOTE: All registers are positive–edge triggered. The $\overline{\text{TSC}}$ or $\overline{\text{TSP}}$ signals control the duration of the burst and the start of the next burst. When $\overline{\text{TSP}}$ is sampled low, any ongoing burst is interrupted and a read (independent of $\overline{\text{W}}$ and $\overline{\text{TSC}}$) is performed using the new external address. Alternatively, a $\overline{\text{TSP}}$ -initiated two cycle WRITE can be performed by asserting $\overline{\text{TSP}}$ and a valid address on the first cycle, then negating both $\overline{\text{TSP}}$ and $\overline{\text{TSC}}$ and asserting $\overline{\text{LW}}$ and/or $\overline{\text{UW}}$ with valid data on the second cycle (see Single Write Cycle in WRITE CYCLES timing diagram).

When $\overline{\mathsf{TSC}}$ is sampled low (and $\overline{\mathsf{TSP}}$ is sampled high), any ongoing burst is interrupted and a read or write (dependent on $\overline{\mathsf{W}}$) is performed using the new external address. Chip enable ($\overline{\mathsf{E}}$) is sampled only when a new base address is loaded. After the first cycle of the burst, $\overline{\mathsf{BAA}}$ controls subsequent burst cycles. When $\overline{\mathsf{BAA}}$ is sampled low, the internal address is advanced prior to the operation. When $\overline{\mathsf{BAA}}$ is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See **BURST SEQUENCE TABLE**. Write refers to either or both byte write enables ($\overline{\mathsf{LW}}$, $\overline{\mathsf{UW}}$).

BURST SEQUENCE GRAPH (See Note)



NOTE: The external two values for A1 and A0 provide the starting point for the burst sequence graph. The burst logic advances A1 and A0 as shown above.

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, and 3)

E	TSP	TSC	BAA	LW or UW	К	Address	Operation
Н	L	Х	Х	Х	L–H	N/A	Deselected
Н	Х	L	Х	Х	L–H	N/A	Deselected
L	L	Х	Х	Х	L–H	External Address	Read Cycle, Begin Burst
L	Н	L	Х	L	L–H	External Address	Write Cycle, Begin Burst
L	Н	L	Х	Н	L–H	External Address	Read Cycle, Begin Burst
Х	Н	Н	L	L	L–H	Next Address	Write Cycle, Continue Burst
Х	Н	Н	L	Н	L–H	Next Address	Read Cycle, Continue Burst
Х	Н	Н	Н	L	L–H	Current Address	Write Cycle, Suspend Burst
Х	Н	Н	Н	Н	L–H	Current Address	Read Cycle, Suspend Burst

NOTES:

- 1. X means Don't Care.
- 2. All inputs except $\overline{\mathbf{G}}$ must meet setup and hold times for the low–to–high transition of clock (K).
- 3. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status		
Read	d L Data Out			
Read	Н	High–Z		
Write	X High–Z — Data In			
Deselected	Deselected X High-Z			

NOTES:

- 1. X means Don't Care.
- 2. For a write operation following a read operation, \overline{G} must be high before the input data required setup time and held high through the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to V_{SS} = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current (per I/O)	l _{out}	± 30	mA
Power Dissipation	PD	1.6	W
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High–Z at power up.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 5\%$, T_A = $0 \text{ to} + 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 V$)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.75	5.25	V
Input High Voltage	٧ıH	2.2	VCC + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	0.8	٧

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20.0 ns) for $I \leq 20.0$ mA.

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	I _{lkg(I)}	_	± 1.0	μΑ
Output Leakage Current (G = V _{IH})	I _{lkg(O)}	_	± 1.0	μΑ
AC Supply Current (\overline{G} = V _{IH} , \overline{E} = V _{IL} , I _{Out} = 0 mA, All Inputs = V _{IL} or V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, Cycle Time \geq t _{KHKH} min)	ICCA9 ICCA10 ICCA12	1	275 265 250	mA
AC Standby Current (\overline{E} = V _{IH} , I _{Out} = 0 mA, All Inputs = V _{IL} and V _{IH} , V _{IL} = 0.0 V and V _{IH} \geq 3.0 V, Cycle Time \geq t _{KHKH} min)	ISB1	_	95	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	0.4	٧
Output High Voltage (I _{OH} = – 4.0 mA)	Voн	2.4	3.3	V

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible 68040 and PowerPC bus cycles.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25$ °C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0 – DQ17)	C _{in}	_	4	5	pF
Input/Output Capacitance (DQ0 – DQ17)	C _{I/O}	_	6	8	pF

^{**} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20.0 ns) for $I \leq$ 20.0 mA.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 5\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1, 3, and 4)

			MCM67I	VI618A-9	MCM67N	l618A-10	MCM67N	1618A-12		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time		tKHKH	15	_	16.6	_	20	_	ns	
Clock Access Tir	me	^t KHQV	_	9	_	10	_	12	ns	5
Output Enable to	Output Valid	tGLQV	_	5	_	5	_	6	ns	
Clock High to Ou	utput Active	tKHQX1	6	_	6	_	6	_	ns	
Clock High to Ou	utput Change	tKHQX2	3	_	3	_	3	_	ns	
Output Enable to	Output Active	tGLQX	0	_	0	_	0	_	ns	
Output Disable to	Output Disable to Q High–Z		_	6	_	7	_	7	ns	6
Clock High to Q	High-Z	^t KHQZ	3	6	3	7	3	7	ns	6
Clock High Pulse	e Width	^t KHKL	5	_	5	_	6	_	ns	
Clock Low Pulse	e Width	^t KLKH	5	_	5	_	6	_	ns	
Setup Times:	Address Address Status Data In Write Address Advance Chip Enable	tavkh ttsvkh tdvkh twvkh tbavkh tevkh	2.5	_	2.5	_	2.5	_	ns	7
Hold Times:	Address Address Status Data In Write Address Advance Chip Enable	tKHAX tKHTSX tKHDX tKHWX tKHBAX tKHEX	0.5	_	0.5	_	0.5	_	ns	7

NOTES:

- 1. In setup and hold times, W (write) refers to either one or both byte write enables \overline{LW} and \overline{UW} .
- 2. A read cycle is defined by $\overline{\text{LW}}$ and $\overline{\text{LW}}$ high or $\overline{\text{TSP}}$ low for the setup and hold times. A write cycle is defined by $\overline{\text{LW}}$ or $\overline{\text{UW}}$ low and $\overline{\text{TSP}}$ high for the setup and hold times.
- 3. All read and write cycle timings are referenced from K or $\overline{\mathsf{G}}$.
- 4. \overline{G} is a don't care when \overline{UW} or \overline{LW} is sampled low.
- 5. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
- 6. Transition is measured ± 500 mV from steady–state voltage with load of Figure 1B. This parameter is sampled rather than 100% tested. At any given voltage and temperature, tkHQZ max is less than tkHQZ1 min for a given device and from device to device.
- 7. This is a synchronous device. All addresses must meet the specified setup and hold times for *ALL* rising edges of K whenever TSP or TSC is low, and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for *ALL* rising edges of K when the chip is enabled. Chip enable must be valid at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled.





Figure 1A


MOTOROLA FAST SRAM

MCM67M618A

Figure 1B




NOTE: Q(A2) represents the first output data from the base address A2; Q(A2 + 1) represents the next output data in the burst sequence with A2 as the base address.




MOTOROLA FAST SRAM MCM67M618A 7

COMBINATION READ/WRITE CYCLE (E low, TSC high)



APPLICATION EXAMPLE



512K Byte Burstable, Secondary Cache
Using Four MCM67M618AFN9s with a 66 MHz MPC604 PowerPC™

ORDERING INFORMATION

(Order by Full Part Number)


<u>MCM</u> <u>67M618</u>	<u>BA XX XX</u>
Motorola Memory Prefix	Speed (9 = 9 ns, 10 = 10 ns, 12 = 12 ns)
Part Number	Package (FN = PLCC)
Full Part Numbers — MCM67M618AFN9 Full Part Numbers — MCM67M618AFN9	MCM67M618AFN10 MCM67M618AFN12 MCM67M618AFN10 MCM67M618AFN12

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MCM67M618A MOTOROLA FAST SRAM

PACKAGE DIMENSIONS

FN PACKAGE 52-LEAD PLCC **CASE 778-02**



- DUE TO SPACE LIMITATION, CASE 778-02 SHALL BE REPRESENTED BY A GENERAL (SMALLER) CASE **OUTLINE DRAWING RATHER THAN SHOWING ALL 52** LEADS.
- DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD
- LEAD SHOULDER EXITS PLASTIC DOOT AT MIGGE PARTING LINE. DIM 61, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. DIM R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1082

- 1982.
 CONTROLLING DIMENSION: INCH.
 THE PACKAGE TOP MAY BE SMALLER THAN THE
 PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS
 R AND U ARE DETERMINED AT THE OUTERMOST
 EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD
 FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD
 FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE
 TOP AND BOTTOM OF THE PLASTIC BODY.
 DIMENSION H DOES NOT INCLUDE DAMBAR
 PROTRUSION OR INTRUISION. THE DAMBAR
- PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.785	0.795	19.94	20.19	
В	0.785	0.795	19.94	20.19	
С	0.165	0.180	4.20	4.57	
E	0.090	0.110	2.29	2.79	
F	0.013	0.019	0.33	0.48	
G	0.05	0 BSC	1.27	BSC	
Н	0.026	0.032	0.66	0.81	
J	0.020	_	0.51	_	
K	0.025	_	0.64		
R	0.750	0.756	19.05	19.20	
U	0.750	0.756	19.05	19.20	
V	0.042	0.048	1.07	1.21	
W	0.042	0.048	1.07	1.21	
Х	0.042	0.056	1.07	1.42	
Y	_	0.020	_	0.50	
Z	2°	10°	2°	10°	
G1	0.710	0.730	18.04	18.54	
K1	0.040	_	1.02	_	

MOTOROLA FAST SRAM MCM67M618A

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



MCM67M618A/D