

No. 3952B

LA7390N

VHS-format VCR Video Signal Processor

Overview

The LA7390N is a single-chip video signal processing IC that is compatible with three systems.


Features

- Compatible with three systems (PAL/MESECAM/4.43-NTSC).
- All filters on chip, except for PB-LPF for chroma (cutoff frequency requires no adjustment).
- No adjustment of YNR and DOC levels.
- · Double high-pass noise canceller on chip.
- · Linear phase-type picture control on chip.
- fsc output can be used as clock for OSD IC.
- · DCC circuit on chip.
- High-speed AFC circuit on chip.
- · Smallest package in the industry.
- · Few components needed.

Package Dimensions

unit: mm

3170-DIP36S



Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		7.0	٧
Allowable power dissipation	Pdmax	Ta≦65°C	1070	mW
Operating temperature	Topr		-10 to +65	ొ
Storage temperature	Tstg		-40 to +150	ී

Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		5.0	V
Operating supply voltage range	V _{CC} op		4.8 to 5.2	V

Operating Characteristics at Ta = 25 $^{\circ}$ C, $V_{\rm CC}$ = 5.0 V

Parameter	Symbol	Input	Output	Conditions	min	typ	max	Unit
[REC Mode Y]			г.					,
Current drain REC	I _{CC} R			When V _{CC} = 5 V (when there is no signal), measure sum of incoming current at pins 24 and 29	95	120	145	mA
AGC adjustment	CAGC	T31A		V _{IN} = 1.0 p-p video signal, use VR33 to adjust T3 output to 0.5 Vp-p				
VCA control characteristics	VCA	T31A	Т3	Measure T3 output level when S9 is set to 2	0.48	0.5	0.52	Vp-p
AGC adjustment voltage	V _{AGC}	T31A	T33	Measure T33 DC voltage in above state	3.2	3.4	3.6	V
AGC detection voltage	V _{AD}	T31A	T32	Measure T32 DC voltage in same manner	1.2	1.4	1.6	V
EE output level	V _{EE}	T31A	T28A	Measure T28A output level in same manner	0.92	0.97	1.02	Vp-p
AGC Output 1	AGE 1	T31A	т3	V _{IN} = 2.0 Vp-p video signal Measure T3 output level	500	540	560	mVp-p
AGC Output 2	AGC 2	T31A	Т3	V _{IN} = 0.5 Vp-p video signal Measure T3 output level	470	490	500	mVp-p
AGC Output 3	AGC 3	T31A	Т3	V _{IN} = 700 mVp-p LUMI, 600 mVp-p SYNC, measure T3 SYNC level	135	150	165	mVp-p
AGC Output 4	AGC 4	T31A	Т3	V _{IN} = 700 mVp-p LUMI, 150 mVp-p SYNC, measure T3 SYNC level	70	85	100	mVp-p
Sync separation output level	V _{SYR}	T31A	T26	V _{IN} = 1.0 Vp-p video signal, measure T26 output pulse wave high value	4.0	4.2	4.4	Vp-p
Sync separation output pulse width	PW _{SYR}	T31A	T26	V _{IN} = 1.0 Vp-p video signal, measure T26 output pulse width	4.4	4.7	5.0	μs
Sync separation output leading edge delay time	∆ T _{SYR}	T31A	T26	V _{IN} = 1.0 Vp-p video signal, measure delay time of output SYNC versus input SYNC	0.6	0.8	1.0	μs
Sync separation threshold level	TH _{SYR}	T31A	T26	Gradually attenuate the input level, measure input level at point when output pulse width widens 1 µs or more beyond PWSYR		-18	-14	dB
Sync chip level, pedestal level, white level measurement (REC)	L _{VOR}	T31A	T28	Measure electric potential for each of the T28 video output sync tip, pedestal, and white peak, and assign the measured values to L _{SYN} , L _{PED} , and L _{WHI} , respectively				
Pseudo V insertion level (REC)	ΔVDR	T31A	T28	Measure T28 DC voltage when 5 V is applied to T27, and assign the measured value to L _{VDR} and calculate the difference with L _{SYN} ΔVDR = L _{SYN} – L _{VDR}	-80	0	+80	mV
Pseudo H insertion level (REC)	Δ HDR	T31A	T28	Measure T28 DC voltage when 2.7 V is applied to T27, and assign the measured value to L_{HDR} and calculate the difference with L_{PED} $\Delta HDR = L_{PED} - L_{HDR}$	-200	-100	0	m√
White insertion level (REC)	Δ WHR	T31A	T28	Measure T28 DC voltage when 1.3 V is applied to T27, and assign the measured value to L_{WHR} and calculate the difference with L_{WHI} Δ WHR = L_{WHI} $ L_{WHR}$	150	250	350	mV
VCA detection voltage	VVCA	T31A	T8	Measure T8 DC voltage	3.1	3.4	3.7	٧
REC YNR operation EP/LP	YR-YNR	T31A	T2	V _{IN} = white 50% + CW (15.81 mVp-p) calculate ratio between 32f _H component and 32.5f _H component	3.5	4.5	5.5	dΒ
Y-LPF frequency characteristics	YLPF1	T31A	T2	V _{IN} = standard multiburst signal 1 Vp-p, measure 2 MHz response to 500 kHz at T2	0.2	0.7	1.2	dB
	YLPF2	T31A	T2	V _{IN} = standard multiburst signal 1 Vp-p, measure 4.8 MHz response to 500 kHz at T2	-4.5	-3.5	-2.5	dB
FM modulator output level	V _{FM}		T34	No Input, use VR36 to adjust output frequency to 4 MHz, measure output level	0.8	1.0	1.2	Vp-p
FM modulator secondary distortion	H _{MOD}		T34	Calculate ratio of 8 MHz component to 4 MHz In the above state		-40	-35	ď₿
FM modulator modulation sensitivity	S _{MOD}	ТЗ	T34	Measure amplitude of change in output frequency when 2.6 V DC or 3.1 V DC is applied to T3, 2 x (f3.1 - f2.6)	1.6	2.0	2.4	MHz/V

		1:	T	<u> </u>			d.	
Parameter	Symbol	Input	Output	Conditions	min	typ	max	Unit
FM modulator linearity	L _{MOD}	Т3	T34	Measure output frequency when 2.85 V DC applied to T3, $L_{MOD} = \frac{f2.85 - (f3.1 + f2.6)/2}{S_{MOD}} \times 100$	-2	0	+2	 %
1/2 f _H carrier shift	CS1		T34	Measure amplitude of change in output frequency when SW35B is off and SW35A is switched from on to off	6.8	7.8	9:5	kHz
	CS2		T34	Measure amplitude of change in output frequency when SW35B is on and SW35A is switched from on to off	6.8	7.8	9.5	kHz
Emphasis gain	G _{EMPH}	ТЗА	T4	V _{IN} = 0.5 Vp-p 10 kHz sine wave Measure ratio of levels of Input and output amplitude at T4	-0.5	0	+0.5	dB
Detail enhancer characteristics	G _{ENH1}	ТЗА	T4	V _{IN} = 158 mVp-p 2 MHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	0.9	1.4	1.9	dΒ
	G _{ENH2}	T3A	T4	V _{IN} = 50 mVp-p 2 MHz, sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	2.2	3.2	4.2	dB
	G _{ENH3}	T3A	T4	V _{IN} = 15.8 mVp-p 2 MHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	4.0	5.0	6.0	dB
	G _{ENH4}	ТЗА	T4	V _{IN} = 15.8 mVp-p 2 MHz sine wave Measure output amplitude at T4 in edit mode, calculate difference with G _{EMPH}	1.8	2.8	3.8	dΒ
Non linear emphasis characteristics	G _{NLEMP1}	T3A	T4	V _{IN} = 500 mVp-p 2 MHz Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	0.5	1.4	2.3	dВ
	G _{NLEMP2}	T3A	T4	V _{IN} = 158 mVp-p 2 MHz Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	2.6	3.8	5.2	d₿
	G _{NLEMP3}	T3A	T4	V _{IN} = 50 mVp-p 2 MHz Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	4.9	6.4	7.9	dΒ
Main linear emphasis characteristics	G _{ME1}	ТЗА	T4	V _{IN} = 50 mVp-p 200 kHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	4.9	5.2	5.5	dB
	G _{ME2}	T3A	T4	V _{IN} = 50 mVp-p 2 MHz sine wave Measure ratio of levels of T4 and T3, calculate difference with G _{EMPH}	13.1	13.6	14.1	dB
White clipping level	L _{WC}	ТЗА	T4	V _{IN} = 500 mVp-p white 100% video signal Measure white clipping level at T4	186	193	200	%
Dark clipping level	LDC	ТЗА	T4	V _{IN} = 500 mVp-p white 100% video signal Measure dark clipping level at T4	-60	-55	-50	%
[PB Mode Y]								
Current drain PB	IccP			Incoming current at pins 24 and 29 when V _{CC} = 5.0 V	125	155	185	mA
Dropout compensation period	TDOC	T33A T3A	T28A	T33A: 4 MHz, 300 mVp-p sine wave T3A: 0.5 Vp-p video signal T28A: time from when input went to 0 until	0.35	0.5	0.65	ms
DOC loop gain	GDOC	T33A T3A	T11	T28A output returned, SW9 → 1 T33A: 4 MHz, 300 mVp-p sine wave T3A: 0.5 Vp-p video signal T33A: Input/output response when 5H have elapsed after input went to 0, SW9 → 3	-1.0	0	+1.0	dB
FM demodulation voltage	V _{DEM4}	T33A	T2	V _{IN} = 300 mVp-p, f = 4 MHz, Output DC Voltage	1.5	2.0	2.5	V
FM demodulation sensitivity	S _{DEM}	T33A	Т2	V _{IN} = 300 mVp-p, f = 2 MHz, V _{DEM2} V _{IN} = 300 mVp-p, f = 6 MHz, V _{DEM6} Calculate S _{DEM} = (V _{DEM6} - V _{DEM2})/4	0.36	0.45	0.54	V/MHz
FM demodulation linearity	L _{DEM}	L _{DEM}	_ V _{DEM}	4 ^{- (V_{DEM6} + V_{DEM2})/2 V_{DEM6} - V_{DEM2} x 100}	-3.5	0	+3.5	%


Parameter	Symbol	Input	Output	Conditions	1	4	T	1.1-14
Carrier leak	CL	T33A	T2	V _{IN} = 300 mVp-p, f = 4 MHz	min	typ	max	Unit
outrier leak	<u> </u>	1334	'2	Ratio between 4 MHz component of T2 and SDEM		-40	_35 ·	dB
PB YNR characteristics LP/EP	GP-YNR	ТЗА	T24A	V _{IN} = white 50% + CW (15 _. 8 mVp-p) Ratio between 32f _H component and 32.5f _H component	-11	-9	-7	dB
PB LNC characteristics SP	GP-LNC	ТЗА	T24A	V _{IN} = white 50% + CW (15.8 mVp-p) Ratio between 32f _H component and 32.5f _H component	-12	_10	-8	dB
Playback through gain	G _{PB}	ТЗА	T28A	Apply V _{IN} = 0.5 Vp-p video signal to pin 3, and determine ratio between T28A output level and input level	4.0	5.5	7.0	dВ
Nonlinear de-emphasis characteristics	GNL _{DEEM1}	ТЗА	T28A	V _{IN} = white 50% + CW f = 1 MHz, measure input/output response, difference with 158 mVp-p, GPB	-2.8	-1.8	-0.8	dB
	GNL _{DEEM2}	ТЗА	T28A	f = 1 MHz, 50 mVp-p	-5.0	-4.0	-3.0	dB
Noise canceller	G _{WNC1}	ТЗА	T28A	f = 1.5 MHz, 158 mVp-p	-1.3	-0.8	-0.3	dB
characteristics	G _{WNC2}	ТЗА	T28A	f = 1.5MHz, 50 mVp-p	-5.0	-4.0	-3.0	dB
	G _{WNC3}	ТЗА	T28A	f = 1.5 MHz, 15.8 mVp-p	-14.0	-12.0	-10.0	dB
PIC-CTL center response characteristics	G _{PC}	ТЗА	T28A	(= 2MHz, 158 mVp-p	1.2	1.7	2.2	dB
PIC-CTL hard response characteristics	G _{PH}	T3A	T28A	f = 2MHz, 158 mVp-p	7.0	8.0	10.0	dΒ
PIC-CTL soft response characteristics	G _{PS}	ТЗА	T28A	f = 2MHz, 158 mVp-p	-10.0	-8.0	-7.0	dB
Sync tip level, pedestal level, white level measurement (PB)	L _{VOR}	T3A	T28A	With V _{IN} = white 100% and T28A at 1.0 Vp-p, measure electric potential for each of the pin 28 video output sync tip, pedestal, and white peak, and assign the measured values to L _{SYN} , L _{PED} , and L _{WHI} , respectively				
Pseudo V insertion level (PB)	ΔVDP	ТЗА	T28	Measure pin 28 DC voltage when 5 V is applied to pin 27, and assign the measured value to L_{VDP} , and calculate the difference with L_{SYN} Δ VDP = L_{SYN} - L_{VDP}	-80	0	+ 80	mV
Pseudo H insertion level (PB)	Δ HDP	T3A	T28	Measure pin 28 DC voltage when 2.7 V is applied to pin 27, and assign the measured value to L_{HDP} , and calculate the difference with L_{PED} Δ HDP = L_{PED} – L_{HDP}	-300	-200	-100	m∨
White insertion level (PB)	WHP	ТЗА	T28	Measure pin 28 DC voltage when 1.3 V is applied to pin 27, and assign the measured value to L_{WHP} , and calculate the difference with L_{WHI} Δ WHP = L_{WHI} - L_{WHP}	20	120	220	mV
Sync separation output level	V _{SYP}	T3A	T26	V _{IN} = 0.5 Vp-p video signal, pin 26 output pulse wave high value	4.0	4.2	4.4	Vp-p
Sync separation output pulse width	PW _{SYP}	ТЗА	T26	$V_{\rm IN}=0.5$ Vp-p vldeo signal, pin 26 output pulse width	4.4	4.7	5.0	μs
Sync separation output leading edge delay time	Δ T _{SYP}	T3A	T26	V _{IN} = 0.5 Vp-p video signal, measure delay time of output SYNC versus input SYNC	0.9	1.1	1.3	μs
4.2 V regulator operation check	V _{REG}		T25	Measure DC level of T25 In REC mode	3.95	4.15	4.35	VDC
[REC Mode Chroma]								
REC Chroma low-band conversion output level	V _{OR-14}	T31A	T14A	V _{IN} = standard color bar signal (1 Vp-p) Measure burst level at T14A	120	160	200	mVp-p
VXO oscillation level	V _{VXO-R}	T31A	T18	V _{IN} = standard color bar signal (1 Vp-p), measure T18 output amplitude (with a FET probe)	450	560	670	mVp-p

Parameter	Symbol	Input	Output	Conditions	min	typ	max	Unit
REC ACC characteristics	ACC _{R1}	T31A	T14A	V _{IN} = standard color bar signal (1 Vp-p), Input +6 dB chroma signal level, measure T14A burst level, and calculate ratio with VOR-14		+0.2	+0.5	dB
	ACC _{R2}	T31A	T14A	V _{IN} = standard color bar signal (1 Vp-p), input -6 dB chroma signal level, measure T14A burst level, and calculate ratio with VOR-14	-0.5	-0.1		dB
REC ACC killer Input level	VACC _{K-ON}	T31A	T14A	V _{IN} = standard color bar signal (1 Vp-p), lower the chroma signal, and measure the input burst level at the point where output at T14A stops, and calculate the ratio with the standard input level.		-26		dB
REC ACC killer output level	VO _{ACCK}	T31A	T14A	Use a spectrum analyzer to measure the output level at T14A in the killer state described previously; ratio with V _{OR} -14		-6 0	-50	dB
Input level for REC ACC killer return	VACCK-OFF	T31A	T14A	Starting from the killer state described previously, gradually raise the input chroma level and measure the input burst level when output is generated at T14A and calculate the ratio with the standard input level		–20		dΒ
VXO measurement sensitivity	s _{vxo}	T31A	T16 T18A	Measure the pin 16 DC voltage when a standard color bar signal is input (1 Vp-p)V ₀ Measure the frequency at T18A when V ₀ is applied to pin 16 from the external power supplyf ₁ Measure the frequency at T18A when V ₀ + 10 mV is applied to pin 16f ₂ $S_{VXO} = \frac{f_2 - f_1}{10} H_z/mV$	3.8	5.7	7.6	Hz/mV
REC APC pull-in range	Δ fapc1	T31A	T14A	Input a 50% white signal overlapped with a 4.4336 MHz, 300 mVp-p continuous wave. After confirming that there is output at T14A, increase the frequency of the CW until the output at T14A stops, and then gradually reduce the frequency until output appears again at T14A; that CW frequency is f1. $\Delta \ f_{APC1} = f1 - 4433619 \ (Hz)$	350	440		Hz
	Δ f _{APC2}	T31A	T14A	In the same manner, reduce the frequency of the CW until the output at T15A stops, then gradually increase the frequency until output appears again at T15A; that frequency is f2. $\Delta~f_{APC2}=$ f2 $-$ 4433619 (Hz)		-900	-350	Hz
BGP delay time	t _D	T31A	T26 T30	Measure waveforms at T26 and T30 when a standard color bar signal (1 Vp-p) is input.		4.3		μS
BGP pulse width	tw	T31A	T26 T30	T25		4.8		μs
REC AFC pull-In range	Δf _{AFC1}	T31A	T20	Input a string of pulses (negative polarity) at 300 mV, 15.6 kHz with a width of 5 μ s. After increasing the frequency of the pulse string until the waveform at pin 20 is disrupted, then reduce the frequency until the waveform at pin 20 is normal again; that pulse string frequency is f ₁ . T20 $\Delta f_{AFC1} = f_1 - 15.625 \text{ (kHz)}$	1.0	7.0		kHz

Parameter	Symbol	Input	Output	Conditions	Min	Тур	Max	Unit
REC AFC pull-in range	Δf _{AFC2}	T31A	T20	In the same manner, after reducing the frequency of the pulse string until the waveform at pin 20 is disrupted, then increase the frequency until the waveform at pin 20 is normal again; that pulse string frequency is f ₂ .		-3.7	-1.0	kHz
[PB Mode Chroma]	<u> </u>)	<u> </u>	$\Delta f_{AFC2} = f_2 - 15.625 \text{ (kHz)}$	l		<u> </u>	<u> </u>
PB chroma video output level	V _{op} -28	T33A T14A T3A	T28A	In PB, SP modes, input a 4 MHz: 300 mVp-p continuous wave at T33A, and from T14A input a chroma signal (SP mode, burst 50 mVp-p) that underwent low-band conversion from a chroma noise test signal. Input a 50% white signal from T4A and measure the T28A burst level.	240	300	360	mVp-p
PB ACC characteristics	ACC _{P1}	T33A T14A T3A	T28A	Input the input chroma level at +6 dB under the same conditions as for Vop-28 and measure the T28A burst level, and calculate the ratio with Vop-28.		0.5	0.8	dB
· ·	ACC _{P2}	T33A T14A T3A	T28A	Input the input chroma level at -6 dB under the same conditions as for Vop-28 and measure the T28A burst level, and calculate the ratio with Vop-28.	-0.5	-0.2		dB
PB killer Input level	V _{ACK-P}	T33A T14A T3A	T28A	Lower the input chroma level under the same conditions as for Vop-28 and measure the input burst level at the point where T28A chroma output ceases. (Calculate ratio with standard input of 50 mVp-p.)	-4 0	-32	25	dB
PB killer chroma output level	V _{OACK-P}	T33A T14A T3A	T28A	Use a spectrum analyzer to measure the T28A chroma output level in the killer state described previously. Calculate ratio with Vop-28.		-44	-40	đΒ
PB main converter carrier leak	C _{LP}	T33A T14A T3A	T28A	Monitor T28A with a spectrum analyzer under the same conditions as for Vop-28 and catculate the ratio between the 4.43 MHz component and the 5.06 MHz carrier leak component.		-40	-33	dB
PB XO output level	V _{XO-P}		T18	Measure the PB mode T18 output level with an FET probe.	480	610	750	mVp-p
PB XO oscillation frequency variation	Δ ι _{χΟ}		T18A	Measure the frequency at T18A during PB modef $\Delta f_{XO} = f - 4433619$ (Hz)	-9	0	+9	Hz
SLD detection current	I _{SLD1}	T33A T3A	T19A	In PB mode, with S20:3 and S19:off, input a 4 MHz 300 mVp-p continuous wave from T33A, input a 50% white signal from T4A, and measure the wave peak at T19A. $V_{CS1} = V_{CS1} + V_{CS1}$		135		μΑ
	I _{SLD2}	T33A T3A	T19A	Same as above (however, S20 = 1) Vos2 I _{SLD2} = VOS2/1 kΩ		135		μΑ
2fsc output level	V2fsc		T35A	In PB mode, measure the T35A output level with an FET probe.	490	690	890	mVp-p


Note) A trap is required in the chroma playback system (between pins 21 and 23) in order to suppress unnecessary components (5.69 MHz) in converter output.

Equivalent Circuit Block Diagram and Sample Application Circuit



Unit (resistance: Ω , capacitance: F)

Test Circuit Diagram




Unit (resistance: Ω , capacitance: F)

Control Pin Function Chart

Pin No.	L	М	Н
Pin 4 R/P switching	Open REC mode		Over 3.8 V PB mode
Pin 6 SP/EP switching	Open EP mode		Over 3.9 V SP mode
Pin 12 EDIT2 PIC-CTL	2 V to 2.5 V PIC-CTL SOFT	2.5 V to 3 V PIC-CTL HARD	Over 3.6 V EDIT ON
Pin 13 SECAM CTL			Over 4.0 V SECAM mode
Pin 16 Special playback switching		Open Before comb in SP	Over 3.5 V (over 200 μA) After comb in SP
Pin 23 MESECAM CTL		Open	Over 3.0 V MESECAM mode
Pin 27 QV, QH, CHAR		Refer to pin 27, QV, QH, CHAR, Insertion diagram	
Pin 30 NTSC CTL			NTSC mode when current flow is over 150 μA
Pin 34 DOC STOP control	Open Normal mode		Over 3.9 V DOC STOP
Pin 35 ROTARY pulse LP switching	ROTARY PULSE Tape speed	0.45V 0.75V 1.55V 1 L H _ SP or EP mode	L H L P mode →
Pin 36 YNR/LNC switching	Line NC when under 1 V	Open SP: LNC, LP/EP: YNR	

Pin 27 QV, QH, CHAR, insertion



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1995. Specifications and information herein are subject to change without notice.