SIEMENS

Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder


SDA 5649 SDA 5649X

CMOSIC

Features

- Single-chip receiver for PDC data, broadcast either
 - in Broadcast Data Service Packet (BDSP) 8/30/2 according to CCIR teletext system B, or
 - in dedicated line no. 16 of the vertical blanking interval (VPS)
- Reception of Unified Date and Time (UDT), Network Identification code (NIC), and Short Program Label (SPL) broadcast in BDSP 8/30/1
- Reception of bytes no.38 through 45 of teletext header row containing clock time
- Low external components count
- On-chip data and sync slicer
- I²C-Bus interface for communication with external microcontroller
- Selection of PDC/VPS operating mode software controlled by I²C-Bus register
- Pin and software compatible to PDC/VPS Decoder SDA 5648
- Supply voltage: 5 V ± 10 %
- Video input signal level: 0.7 Vpp to 1.4 Vpp
- Technology: CMOS
- Package: P-DIP-14-3 and P-DSO-20-1
- Operating temperature range: 0 to 70 °C

P-DIP-14-3	



Туре	Ordering Code	Package
SDA 5649	Q67100-H5156	P-DIP-14-3
SDA 5649X	Q67106-H5157	P-DSO-20-1 Tape & Reel

Functional Description

The CMOS circuit SDA 5649 is intended for use in video cassette recorders to retrieve control data of the PDC system from the data lines broadcast during the vertical blanking interval of a standard video signal.

The SDA 5649 is devised to handle PDC data transported either in Broadcast Data Service Packet (BDSP) 8/30 format 2 (bytes no. 13 through 25) of CCIR teletext system B or in the dedicated data line no. 16 in the case of VPS.

Furthermore it is able to receive the Unified Date and Time (UDT) information transmitted in bytes no. 15 through 21, the Network Identification code (NIC) carried in bytes no. 13 and 14, and the Short Program Label carried in bytes no. 22 through 25 of packet 8/30 format 1.


For reception of clock time when no BDSP 8/30/1 is present the SDA 5649 can be enabled to extract

bytes no. 38 through 45 of the teletext header row.

All operating modes (PDC/VPS) are selected by a control register which can be written to via the I²C-Bus interface.

Pin Configuration

(top view)




Pin Definitions and Functions

Pin No. P-DIP-14-3	Pin No. P-DSO-20-1	Symbol	Function				
1		V _{SS}	Ground (0 V)				
	1	V _{SSA}	Analog ground (0 V)				
	2	$V_{\rm SSD}$	Digital ground (0 V)				
	3	N.C.	Not connected				
2	4	SCL	Serial clock input of I ² C-Bus.				
3	5	SDA	Serial data input of I ² C-Bus.				
4	6	CS0	Chip select input determining the I ² C-Bus addresses: $20_H / 21_H$, when pulled low $22_H / 23_H$, when pulled high.				
5	7	VCS	Video Composite Sync output from sync slicer used for PLL based clock generation.				
	8	N.C.	Not connected				
6	9	DAVN	Data available output active low, when PDC/VPS data is received.				
7	10	EHB	Output signaling the presence of the first field active high.				
8	11	TI	nign.Test input; activates test mode when pulled high. connect to ground for operating mode.				
9	12	PD1	Phase detector/charge pump output of data PLL (DAPLL).				
	13	N.C.	Not connected				
10	14	PD2/ VCO2	Connector of the loop filter for the SYSPLL.				
11	15	VCO1	Input to the voltage controlled oscillator #1 of the DAPLL.				
12	16	I _{REF}	Reference current input for the on-chip analog circuit.				
13	17	CVBS	Composite video signal input.				
	18	N.C.	Not connected				
14		$V_{\rm DD}$	Positive supply voltage (+ 5 V nom.).				
	19	V _{DDD}	Positive supply voltage for the digital circuits (+ 5 V nom.).				
	20	V_{DDA}	Positive supply voltage for the analog circuits (+ 5 V nom.).				

SIEMENS





Block Diagram

Circuit Description

Referring to the functional block diagram of the PDC / VPS decoder, the composite video signal with negative going sync pulses is coupled to the pin CVBS through a capacitor which is used for clamping the bottom of the sync pulses to an internally fixed level. The signal is passed on to the slicer, an analogue circuitry separating the sync and the data parts of the CVBS signal, thus yielding the digital composite sync signal VCS and a digital data signal for further processing by comparing those signals to internally generated slicing levels.

The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL and all other timing signal.

The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL and all other timing signal.

The data slicer separates the data signal from the CVBS signal by comparing the video voltage to an internally generated slicing level which is found by averaging the data signal during TV line no. 16 in the VPS mode or by averaging the data signal during the clock run-in period of the teletext lines during the data entry window (DEW) in PDC mode.

The clock generator delivers the system clock needed for the basic timing as well as for the regeneration of the dataclock. It is based on two phase locked loops (PLL's) all parts of which are integrated on chip with the exception of the loop filter components. Each of the PLL's is composed of a voltage controlled relaxation oscillator (VCO), a phase/frequency detector (PFD), and a charge pump which converts the digital output signals of the PFD to an analogue current. That current is transformed to a control voltage for the VCO by the off-chip loop filter. The generated VCO frequencies are 10 MHz and 13.875 MHz for VPS mode and PDC mode, respectively.

All signals necessary for the control of sync and data slicing as well as for the data acquisition are generated by the Timing block.

Depending on the selected operating mode, either teletext lines carrying 8/30 packages or the dedicated TV line no. 16 are acquired.

In PDC mode, only teletext rows 8/30 containing Broadcast Data Service Package (BDSP) information are acquired. The relevant bytes of 8/30 format 1 (8/30/1) and 8/30 format 2 (8/30/2) are extracted. The 8/30/1-bytes are stored in the acquisition register in a transparent way without any bit manipulation, whereas the Hamming coded bytes of packet 8/30/2 are Hamming-checked and bytes with one bit error are corrected. The storage of error free or corrected 8/30/2-data bytes in the transfer register to the I²C-Bus is signalled by the DAVN output going low.

In VPS mode, the extracted data bits of TV line no. 16 are checked for biphase errors. With no biphase errors encountered, the acquired bytes are stored in the transfer register to the I²C-Bus. That transfer is signalled by a H/L transition of the DAVN output, as well.

In both operating modes data are updated when a new data line has been received, provided that the chip is not accessed via the I²C-Bus at the same time.

A micro controller can read the stored bytes via the I²C-Bus interface at any time. However, one must be aware that the storage of new data from the acquisition interface is inhibited as long as the PDC decoder is being accessed via the I²C-Bus.

SIEMENS

I²C-Bus

General Information

The I²C-Bus interface implemented on the PDC decoder is a slave transmitter/receiver, i.e., both reading from and writing to the PDC / VPS decoder is possible. The clock line SCL is controlled only by the bus master usually being a micro controller, whereas the SDA line is controlled either by the master or by the slave. A data transfer can only be initiated by the bus master when the bus is free, i.e., both SDA and SCL lines are in a high state. As a general rule for the I²C-Bus, the SDA line changes state only when the SCL line is low. The only exception to that rule are the Start Condition and the Stop Condition. Further Details are given below. The following abbreviations are used:

START :	Start Condition generated by master
AS :	Ackknowledge by slave
AM :	Ackknowledge by master
NAM :	No Ackknowledge by master
STOP :	Stop Condition generated by master

Chip Address

There are two pairs of chip addresses, which are selected by the CS0-input pin according to the following table:

CS0 Input	Write Mode	Read Mode
Low	20 (hex)	21 (hex)
High	22 (hex)	23 (hex)

Write Mode

For writing to the PDC decoder, the following format has to be used.

START	Chipadress Write Mode	AS	Byte Set Control Register	AS	STOP
-------	-----------------------	----	---------------------------	----	------

Data Transfer (Write Mode)

- Step1: In order to start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high.
- Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses.
- Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level.
- Step 4: The controller transmits the data byte to set the Control register.
- *Step 5*: The slave acknowledges the reception of the byte.
- Step 6: The master concludes the data communication by generating a Stop Condition.

The write mode is used to set the I²C-Bus control register which determines the operating mode:

Control Register

Bit Number	7	6	5	4	3	2	1	0
	T4	Т3	T2	T1	Т0	HDT	PDC/ VPS	FOR1/ FOR2

Default: All bits are set to 0 on power-up.

Bits 3 through 7 are used for test purposes and must not be changed for normal operation by user software!

Bit 0:	Determines,	which kind	of data is acce	ssed via the I ² C	-Bus when PDC	mode is active.
--------	-------------	------------	-----------------	-------------------------------	---------------	-----------------

Value					
0 1					
BDSP	BDSP 8/ 30/ 1 or				
8/30/2 header row					
data accessible	data accessible (refer to description of Bit 2)				

Bit 1: Determines the operating mode.

Value				
0	1			
VPS mode active	PDC mode active			

Bit 2: Determines whether BDSP 8/30/1-data or header row data is accessible.

Value				
0	1			
BDSP 8/30/1 data accessible	Bytes no.38 through 45 of the header row containing clock time accessible			

Read Mode

For reading from the PDC decoder, the following format has to be used.

START Chipaddress Read Mode	AS	1st Byte	AM		Last Byte	NAM	STOP
-----------------------------	----	----------	----	--	-----------	-----	------

The contents of up to 13 registers (bytes) can be read starting with byte 1 bit 7 (refer to the table **Order of Data Output on the I**²**C-Bus and** ...) depending on the selected operating mode.

Data Transfer (Read Mode)

- Step1: To start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high. The byte address counter in the decoder is reset and points to the first byte to be output.
- Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses.
- Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level. At this moment, the slave switches to transmitting mode.
- Step 4: During the next eight clock pulses the slave puts the addressed data byte onto the SDA line.
- Step 5: The reception of the byte is acknowledged by the master device which, in turn, pulls down the SDA line during the next SCL clock pulse. By acknowledging a byte, the master prompts the slave to increment its internal address counter and to provide the output of the next data byte.
- Step 6: Steps no. 4 and no. 5 are repeated, until the desired amount of bytes have been read.
- Step 7: The last byte is output by the slave since it will not be acknowledged by the master.
- Step 8: To conclude the read operation, the master doesn't acknowledge the last byte to be received. A No Acknowledge by the master (NAM) causes the slave to switch from transmitting to receiving mode. Note that the master can prematurely cease any reading operation by not acknowledging a byte.
- Step 9: The master gains control over the SDA line and concludes the data transfer by generating a Stop Condition on the bus, i. e., by producing a low/high transition on the SDA line while the SCL line is in a high state. With the SDA and the SCL lines being both in a high state, the I²C-Bus is free and ready for another data transfer to be started.

	I ² C-Bus			PDC Pac	cket 8/30		VPS Mode	
			Format 1		Format 2			
t	Byte 1	bit 7	byte 15	bit 0 ²⁾	byte 16	bit 01)	byte 11	bit 0 ²⁾
		6		1		1		1
		5		2		2		2
V		4		3		3		3
v		3		4	byte 17	bit 0		4
		2		5		1		5 6
		1		6		2		6
		0		7		3		7
	Byte 2	bit 7	byte 16	bit 0	byte 18	bit 0	byte 12	bit 0
		6		1		1		1
		5		2		2		2
		4		3		3		3
		3		4	byte 19	bit 0		4
		2		5		1		5
		1		6		2		6
		0		7		3		7
	Byte 3	bit 7	byte 17	bit 0	byte 20	bit 0	byte 13	bit 0
		6		1		1		1
		5		2		2		2
		4		3		3		3
		3		4	byte 21	bit 0		4
		2		5		1		5 6
		1		6		2		6
		0		7		3		7
	Byte 4	bit 7	byte 18	bit 0	byte 22	bit 0	byte 14	bit 0
		6		1		1		1
		5		2		2		2
		4		3		3		3
		3		4	byte 23	bit 0		4
		2		5		1		5
		1		6		2		6
		0		7		3		7

Order of Data Output on the I²C-Bus and Bit Allocation of the 3 Different Operating Modes

Message bit numbers according to EBU specification of PDC system.
 Transmission bit number

Order of Data Output on the I²C-Bus and Bit Allocation of the 3 Different Operating Modes $(\mbox{cont}'\mbox{d})$

I ² C-Bus			PDC Pa	cket 8/30		VPS Mode	
		Format 1		Format 2			
Byte 5	bit 7 6 5 4 3 2 1	byte 19	bit 0 1 2 3 4 5 6	byte 14 byte 15	bit 0 1 2 3 bit 0 1 2	byte 5	bit 0 1 2 3 4 5 6
Byte 6	0 bit 7 6 5 4 3 2 1 0	byte 20	7 bit 0 1 2 3 4 5 6 7	byte 24 byte 25	3 bit 0 1 2 3 bit 0 1 2 3	byte 15	7 bit 0 1 2 3 4 5 6 7
Byte 7	bit 7 6 5 4 3 2 1 0	byte 21	bit 0 1 2 3 4 5 6 7	byte 13 - set to "1" - set to "1" - set to "1" - set to "1"	bit 0 1 2 3	 set to "1" 	
Byte 8	bit7 6 5 4 3 2 1 0	byte 13	bit 0 1 2 3 4 5 6 7				
Byte 9	bit7 6 5 4 3 2 1 0	byte 14	bit 0 1 2 3 4 5 6 7				

I ² C-Bus			PDC Pa	cket 8/30	VPS Mode
		Format 1		Format 2	
Byte 10	bit7	byte 22	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		
Byte 11	bit7	byte 23	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		
Byte 12	bit7	byte 24	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		
Byte 13	bit7	byte 25	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		

I ² C-Bus		Header Time Mode
Byte 1	bit 7	byte 38 bit 0 ²
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte 2	bit 7	byte 39 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte 3	bit 7	byte 40 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte 4	bit 7	byte 41 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7

Order of Data Output on the I²C-Bus and Bit Allocation for the Header Time Mode

Message bit numbers according to EBU specification of PDC system.
 Transmission bit number.

I ² C-Bus		Header Time Mode
Byte 5	bit 7	byte 42 bit 0 ²⁾
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte 6	bit 7	byte 43 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte 7	bit 7	byte 44 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte 8	bit 7	byte 45 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7

Order of Data Output on the I²C-Bus and Bit Allocation for the Header Time Mode (cont'd)

Message bit numbers according to EBU specification of PDC system.
 Transmission bit number

Description of DAVN and EHB Outputs

DAVN (Data Valid active low)

EHB (First Field active high)

Signal Output	VPS Mode	PDC Mode				
		8/30/2 Mode	8/30/1 Mode	Header Time		
DAVN	i		-			
H/L-transition (set low)	in line 16 when valid VPS data is	in the line carrying valid	in the line carrying valid	in the line carrying valid		
、	received	8/30/2 data	8/30/1 data	header row X/0 data		
L/H-transition	at the start of line 16		ng of the next fie			
(set high)				-		
always set high	_	or s accesses when the bus master doesn't in order to generate the stop condition				
EHB						
L/H-transition	at the beginnin	at the beginning of the first field				
H/L-transition	at the beginnin	at the beginning of the second field				

In test mode (i.e. TI = high), both DAVN and EHB are controlled by the CS0 pin and reproduce the state of the CS0 input.

Electrical Characteristics

Absolute Maximum Ratings

*T*_A = 25 °C

Parameter	Symbol	ol Limit Values			Unit	Test
		min.	typ.	max.		Condition
Ambient temperature	T _A	0		70	°C	in operation
Storage temperature	T _{stg}	- 40		125	°C	by storage
Total power dissipation	P _{tot}			300	mW	
Power dissipation per output	P _{DQ}			10	mW	
Input voltage	V_{IM}	- 0.3		6	V	
Supply voltage	V _{DD}	- 0.3		6	V	
Thermal resistance	$R_{ m th~SU}$			80	K/W	

Operating Range

Supply voltage	$V_{\rm DD}$	4.5	5	5.5	V	
Supply current	$I_{\rm DD}$		5	15	mA	
Ambient temperature range	T _A	0		70	°C	

Characteristics

 $T_{\rm A}$ = 25 °C

Parameter	Symbol	L	imit Value	s	Unit	Test
		min.	typ.	max.		Condition

Input Signals SDA, SCL, CS0

H-input voltage	V_{IH}	$0.7 imes V_{ m DD}$	$V_{ m DD}$	V	
L-input voltage	V_{IL}	0	$0.3 imes V_{ m DD}$	V	
Input capacitance	C_{I}		10	pF	
Input current	I_{IM}		10	μA	

Input Signal TI

H-input voltage	V_{IH}	$0.9 imes V_{ m DD}$	$V_{ m DD}$	V	
L-input voltage	V_{IL}	0	$0.1 imes V_{ m DD}$	V	
Input capacitance	C_1		10	pF	
Input current	I _{IM}		10	μA	

Characteristics (cont'd)

*T*_A = 25 °C

Parameter	Symbol	Limit Values			Unit	Test
		min.	typ.	max.		Condition
Input Signals CVBS (pos. Video, neg. Sync)						
Video input signal level	V _{CVBS}	0.7	1.0	2.0	V	
Synchron signal amplitude	V _{SYNC}	0.15	0.3	1.0	V	
Data amplitude	V _{DAT}	0.25	0.5	1.0	V	
Coupling capacitor	Cc		33		nF	
H-input current	I _{IH}			10	μA	$V_{\rm I} = 5 \text{ V}$
L-input current		- 1000	- 400	- 100	μA	$V_{I} = 0 V$
Source impedance	Rs			250	Ω	
Leakage resistance at coupling capacitor	R _c	0.91	1	1.2	MΩ	

Output Signals DAVN, EHB, VCS

H-output voltage	V_{QH}	$V_{\rm DD} - 0.5$		V	$I_{\rm Q} = -100 \ \mu \text{A}$
L-output voltage	V_{QL}		0.4	V	$I_{\rm Q} = 1.6 {\rm mA}$

Output Signals SDA (Open-Drain-Stage)


L-output voltage	V_{QL}		0.4	V	$I_{\rm Q} = 3.0 {\rm mA}$
Permissible output voltage			5.5	V	

PLL-Loop Filter Components (see application circuit)

Resistance at PD2/VCO2	R_1	6.8	kΩ	
Resistance at VCO1	<i>R</i> ₂	1200	kΩ	
Attenuation resistance	<i>R</i> ₃	6.8	kΩ	
Resistance at PD2/VCO2	R_5	1200	kΩ	
Integration capacitor	<i>C</i> ₁	2.2	nF	
Integration capacitor	<i>C</i> ₃	33	nF	

VCO – Frequence Range Adjustment

Resistance at IREF (for bias				
current adjustment)	R_4	100	kΩ	




I²C-Bus Timing

Parameter	Symbol	Limi	Unit	
		min.	max.	
Clock frequency	fscl	0	100	kHz
Inactive time prior to new transmission start-up	t _{BUF}	4.7		μs
Hold time during start condition	t _{HD;STA}	4.0		μs
Low-period of clock	t _{LOW}	4.7		μs
High-period of clock	t _{HIGH}	4.0		μs
Set-up time for data	t _{SU;DAT}	250		ns
Rise time for SDA and SCL signal	t _{TLH}		1	μs
Fall time for SDA and SCL signal	t _{THL}		300	ns
Set-up time for SCL clock during stop condition	t _{SU;STO}	4.7		μs

All values referred to $V_{\rm IH}$ and $V_{\rm IL}$ levels.


SIEMENS






PDC/VPS-Receiver







I²C-Bus Signals During Write Operations




I²C-Bus Signals During Read Operations





Position of Teletext and VPS Data Lines within the Vertical Blanking Interval (shown for first field)



Definition of Voltage Levels for VPS Data Line


BDSP 8/30 Format 1 Bit Allocation

•	Bit N	о.							Contents					
(0	1	2	3	4	5	6	7						
13									Network Identification 1. Byte					
14									Network Identification 2. Byte					
	Veig	ht		Weig	nht		Sign		Time Offset Code					
		2 ⁻¹	20	21	2 ²	2 ³	0							
2		-	-	-	-	-	1							
16 M	1JD	Digit	1		1	1	1	1	Modified Julian Date (MJD)					
NO N	Veig	ht 10 [.]	4		•	•	•		1. Byte					
17 M	1JD	Digit			MJD	Digit			Modified Julian Date					
W	Veig	ht 10 ²	2		Weig	ght 10	3		2. Byte					
18 M	1JD	Digit			MJD	Digit			Modified Julian Date (MJD)					
W	Veig	ht 10 ⁰	0		Weig	ght 10	1		3. Byte					
19 U	JTC	Hour	S		UTC	Hour	S		Universal Time Coordinated (UTC)					
	Inits				Tens				1. Byte					
		Minut	tes			Minu	tes		Universal Time Coordinated					
	Inits				Tens				2. Byte					
		Seco	nds			Seco	onds		Universal Time Coordinated					
	Inits				Tens	6			3. Byte					
22									Short Program Label 1. Byte					
23									Short Program Label 2. Byte					
24									Short Program Label 3. Byte					
25									Short Program Label 4. Byte					

This corresponds to the coding adopted in CCIR teletext system B BDSP 8/30 format 1.

NB: The received bytes are output on the I²C-Bus in a transparent way, i.e., on a bit-first-in-first-out basis. No bit manipulation is performed on the chip in this operating mode.

Concerning bytes no. 16 through 21: When evaluating the numbers, note that each 4-bit-digit has been incremented by one prior to transmission, and the least significant bits are transmitted first.



Structure of the Teletext Data Packet 8/30 Format 2

BDSP 8/30 Format 2 Bit Allocation

The four message bits of byte 13 are used as follows:

byte 13 bit 0 – LCI b_1) label channel identifier 1 – LCI b_2) 2 – LUF label update flag 3 – reserved but as yet undefined

The message bits of bytes 14 - 25 are used in a way similar to the coding of the label in the dedicated television line as follows:

byte 14 bit 0 PCS 1 PCS			byte 20 bit 0 PIL 1 PIL 2 PIL	b ₁₆)	minute
2 3)	reserved but yet undefined	3 PIL	10 /	
5)	undenned	byte 21 bit 0 PIL 1 PIL	10 ,	
byte 15 bit 0 CNI	b ₁)				
1 CNI	b ₂)	country	2 CN	0,	
2 CNI	b ₃)		3 CN	0,	country
3 CNI	b ₄)		byte 22 bit 0 CN		
			1 CN	l b ₈)	
byte 16 bit 0 CNI	b ₉)	network (or			
1 CNI	b ₁₀)	program provider)	2 CN	l b ₁₁)	
			3 CN	b ₁₂)	
2 PIL	b ₁)		byte 23 bit 0 CN	l b ₁₃)	network (or
3 PIL	b ₂)		1 CN	l b ₁₄)	program
byte 17 bit 0 PIL	b ₃)	day	2 CN	l b ₁₅)	provider)
1 PIL	b ₄)		3 CN	b ₁₆)	
2 PIL	b ₅)				
			byte 24 bit 0 PT		
3 PIL	b ₆)			(b_2)	
byte 18 bit 0 PIL	b ₇)	month	2 PT		
1 PIL	b ₈)			(b ₄)	program
2 PIL	b ₉)		byte 25 bit 0 PT	- /	type
	ь)		1 PT		
3 PIL	b ₁₀)			(b ₇)	
byte 19 bit 0 PIL 1 PIL	b ₁₁)	hour	3 PT	r b ₈)	
2 PIL	b ₁₂)	hour			
2 PIL 3 PIL	b ₁₃)				
JFIL	b ₁₄)				

	РТҮ		15	1,2,3,4,5,6,7,8	0 1 2 3 4 5 6 7	 - - - - -	Program type	binary			AA	AA	AA	AA	AA	1 1 1 1 1 1 1 1	
Time	CNI		14	8 11 12 13 14 15 16	1 2 3 4 5 6 7	 - - - - -	- ~		binary		Z	Z	Z	Z	z	Z	ent PTY code ent CNI code ent PIL code
				5,6,7	6 7 0	Σ	Country	binary			-	z		z	z	z	t of the curr t of the curr t of the curr
			13	10,11,12,13,14,15,16,17,18,19,20	0 1 2 3 4 5	 	Minute	binary			1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		₫.	A = Bit value is that of the current PTY code N = Bit value is that of the current CNI code P = Bit value is that of the current PIL code
	PIL		12		3 4 5 6 7	Ξ	Hour	binary			1 1 1	1 1 1 0	1 1 1 0 1	1 1 1 0 0			4 Z C
				5,6,7,8,9	6 7 0 1 2	- Γ - Σ	Month	binary			0 1 1 1	0 1 1 1 1	0 1 1 1 1	0 1 1 1 1			ant bit ant bit
	7	 	11	9,10 1,2,3,4	1 2 3 4 5	Σ	-	or binary rog. rov.			0 0 0 0 N	0 0 0 0 N	0 0 0 N	0 0 0 0 N	L L Z	A P	M = Most-significant bit L = Least-significant bit
	CNI	l	6 to 10	6	0		~	elevant			z	z	z	z	z	z	ΣL
	CNI	{		1,2,3,4	4 5 6 7	Σ		erved for incemen PS			Z	erm. N N	z	z	1 1 1 1	z	Abbreviations: CNI = Country and Network Identification PCS= Program Control Status PIL = Program Identification Label PTY = Program Type
	PCS	{	2	1,2,3,4 1	0123	Bite h. and	: 00 don't	01 mono 10 stereo	11 dual sound	Bits b ₃ and b ₄ are reserved	Timer control code	ibit/term.		Continuation code			CNI = Country and Network Identif PCS= Program Control Status PIL = Program Identification Label PTY = Program Type
			3&4			ä	to PE	C C	1 2 2 2	<u>a</u> 5	mer cont	Record inhibit/t	Interruption code	ontinuati	Unenhanced VPS	PTY not in use	CNI = Country and Ne PCS= Program Contro PIL = Program Identif PTY = Program Type
			7					code			Ë	Ř	<u> </u>	Ŭ	5	<u> </u>	CNI = C PCS = P PIL = P PTY = P
	1		−	 ↑			Cloc	run-in				c	D	<u> </u>	(\$		iations:
	Parameter →		Byte No. →	Parameter bits b_i , $I = \rightarrow$	Transmission bit No. \rightarrow		Content → Clock						values for	receiver control	(service codes)		Abbrev

Data Format of the Program Delivery Data in the Dedicated TV Line