

#### DESCRIPTION

The M58657P is a serial input/output 1400 bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus,

#### **FEATURES**


- Word-by-word electrically alterable
- Non-volatile data storage . . . . . . . . . 10 years (min)
- Typical power supply voltages . . . . . . -30V, +5V
- Number of erase-write cycles . . . . . . . 10<sup>5</sup> times (min)
- Number of read access unrefreshed. . . . 109 times (min)
- 5V I/O interface


#### **APPLICATION**

Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems

#### **FUNCTION**

The address is designated by two consecutive one-of-tencoded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to  $C_1$ ,  $C_2$ , and  $C_3$ . Data is stored by internal negative writing pulses that selectively tunnel charges into the  $SiO_2 - Si_3N_4$  interface of the gate insulators of the MNOS memory transistors.







## PIN DESCRIPTION

Pin	Name	Functions
1/0	1/0	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state.
VM	Test	Used for testing purposes only. It should be left unconnected during normal operation
V <sub>SS</sub>	Chip substrate voltage	Normally connected to +5V
V <sub>G</sub> G	Power supply voltage	Normally connected to =30V.
CLK	Clock input	14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode
C <sub>1</sub> ~ C <sub>3</sub>	Mode control input	Used to select the operation mode
V <sub>GND</sub>	Ground voltage	Connected to ground (OV)

#### **OPERATION MODES**

Cı	C2	Сз	Functions
н	н	н	Standby mode. The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
Н	н	L	Not used
н	L	н	Erase mode. The word stored at the addressed location is erased. The data bits after erasing are all low-level.
н	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-ten-coded digits
L	н	н	Read mode. The addressed word is read from the memory into the data register.
L	н	L	Shift data output mode. The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	Ł	н	Write mode. The data contained in the data register is written into the location designated by the address registers
L	L	Ł	Accept data mode. The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol Parameter		Parameter Conditions		Unit	
V <sub>GG</sub>	Supply voltage		0.340	· ·	
Vı	Input voltage	With respect to VSS	0.3 20	V	
Vo	Output voltage		0.3~ 20	V	
Tstg	Storage temperature		40 125	°C	
Topr	Operating temperature		-10~70	rc	

## **RECOMMENDED OPERATING CONDITIONS** ( $Ta = -10 \sim 70 \, \text{°C}$ . unless otherwise noted.)

Symbol	_		Unit		
	Parameter		Nom	Max	Onn
V <sub>GG</sub> -V <sub>SS</sub>	Supply voltage	- 32.2	- 35	-37.8	V
Vss-VGND	Supply voltage	4.75	5	6	V
VIH	High-level input voltage	V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.3	V
VIL	Low-level input voltage	Vss-6.5		VSS-4.25	V

Note 1

The order of VSS VGG with on or off.
With on, VGG is turned on after VSS is done.
With off, VSS is turned off after VGG is done.

# 

Symbol				Limits			
	Parameter	Test conditions	Min	Тур	Max	Unit	
VIH	High level input voltage		V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.3	V	
VIL	Low-level input voltage		Vss-6.5		V SS-4.25	٧	
I <sub>1L</sub>	Low-level input current	V <sub>I</sub> - V <sub>SS</sub> = -6.5V			± 10	μΑ	
lozu	Off-state output current, low-level voltage applied	V <sub>0</sub> -V <sub>SS</sub> = -6.5V			± 10	μΑ	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -200\muA$	V <sub>SS</sub> - 1			٧	
VoL	Low-level output voltage	l <sub>OL</sub> = 10μA			V <sub>GND</sub> + 0.5	V	
I <sub>GG</sub>	Supply current from VGG	$I_{O} = 0\mu A$		5.5	8.8	mA	

Note 2: Typical values are at Ta=25°C and nominal supply voltage.

# TIMING REQUIREMENTS ( $Ta = -10 \sim 70 \, \text{T}$ . $V_{GG} - V_{SS} = -35 \, \text{V} \pm 8 \, \text{\%}$ , $V_{SS} - V_{GND} = 5 \, \text{V} - 5 \, \text{\%}$ . unless otherwise noted )

Symbol	_	Alternative symbols			Unit		
	Parameter		Test conditions	Min	Тур	Max	Unit
f(φ)	Clock frequency	fφ		10	14	17	kHz
D(ø)	Clock duty cycle	Dφ		- 30	50	55	%
tw(w)	Write time	tw		16	20	24	ms
tw(E)	Erase time	te		16	20	24	ms
tr, tf	Risetime, fall time	tr, tf				1	μs
t <sub>su(c-¢)</sub>	Control setup time before the fall of the clock pulse	tcs		0		_	ns
t <sub>h</sub> (φ-c)	Control hold time after the rise of the clock pulse	ton		0			ns


## **SWITCHING CHARACTERISTICS** (Ta = $-10 \sim 70 \, \text{C}$ , V<sub>GG</sub> = $-35 \text{V} \pm 8 \, \text{\%}$ . unless otherwise noted.)

Symbol		Alternative symbols	- · · · · · · · · · · · · · · · · · · ·	Limits			
	Parameter		Test conditions	Min	Тур	Max	Unit
ta(c)	Read access time	tew	$C_L = 100pF \frac{V_{OH} = V_{SS} - 2V}{V_{OL} = V_{GND} + 1.5V}$			20	μs
ts	Unpowered nonvolatile data retention time	Ts	$N_{EW} = 10^4$ , $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	10			
		T <sub>S</sub>	$N_{EW} = 10^5$ . $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	1			Year
NEW	Number of erase/write cycles	Nw		10 <sup>5</sup>			Times
N <sub>RA</sub>	Number of read access unrefreshed	NRA		10 <sup>9</sup>			Times
t <sub>dv</sub>	Data valid time	tpw				20	μs




## **TIMING DIAGRAM**

#### **Accept Data Mode**




Note 3: The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 99.


#### Read Mode




#### Write Mode




## **Erase Mode**



#### **Shift Data Output Mode**




## **Accept Data Mode**






## The difinition of clock duty cycle, D $(\phi)$




## Timing of data input and mode control inputs

Mode control inputs,  $C_1$ ,  $C_2$ ,  $C_3$  and input signal my change, when clock is 'H' level.



## Timing of data output



The 1st bit of output data is output after access time of  $t_{a(C)}$  from the mode control transition. And other bits are output after  $t_{a(C)}$  from positive edge of clock.



## Operating sequential flow

