

CMOS SyncFIFO[™] 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

IDT72420
IDT72200
IDT72210
IDT72220
IDT72230
IDT72240

FEATURES:

- 64 x 8-bit organization (IDT72420)
- 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1024 x 8-bit organization (IDT72220)
- 2048 x 8-bit organization (IDT72230)
- 4096 x 8-bit organization (IDT72240)
- 12 ns read/write cycle time (IDT72420/72200/72210)
- 15 ns read/write cycle time (IDT72220/72230/72240)
- Read and write clocks can be asynchronous or coincidental
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- · Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/ 72201/72211/72221/72231/72241 data sheet
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION:

The IDT72420/72200/72210/72220/72230/72240 SyncFIFOTM are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, 256, 512, 1024, 2048, and 4096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin (WEN). Data is written into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two end-point flags, Empty (EF) and Full (FF). Two partial flags, Almost-Empty (AE) and Almost-Full (AF), are provided for improved system control. The partial (AE) flags are set to Empty+7 and Full-7 for AE and AF respectively.

The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.




MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1996

©1996 Integrated Device Technology, Inc. For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

5.12

PIN CONFIGURATION



PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0 - D7	Data Inputs	Ι	Data inputs for a 8-bit bus.
RS	Reset	I	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{AF}}$ go HIGH, and $\overline{\text{AE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	T	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when $\overline{\text{WEN}}$ is asserted.
WEN	Write Enable	I	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
Q0 - Q7	Data Outputs	0	Data outputs for a 8-bit bus.
RCLK	Read Clock	Ι	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text{REN}}$ is asserted.
REN	Read Enable	I	When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{\text{EF}}$ is LOW.
ŌĒ	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
ĒF	Empty Flag	0	When $\overline{\text{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. $\overline{\text{EF}}$ is synchronized to RCLK.
ĀĒ	Almost-Empty Flag	0	When \overline{AE} is LOW, the FIFO is almost empty based on the offset Empty+7. \overline{AE} is synchronized to RCLK.
ĀF	Almost-Full Flag	0	When \overline{AF} is LOW, the FIFO is almost full based on the offset Full-7. \overline{AF} is synchronized to WCLK.
FF	Full Flag	0	When \overline{FF} is LOW, the FIFO is full and further data writes into the input are inhibited. When \overline{FF} is HIGH, the FIFO is not full. \overline{FF} is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	V
ΤΑ	Operating Temperature	0 to + 70	-55 to + 125	°C
TBIAS	Temperature Under Bias	-55 to + 125	–65 to + 135	°C
Tstg	Storage Temperature	-55 to + 125	-65 to + 135	°C
Ιουτ	DC Output Current	50	50	mA
			2	680 tbl 02

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vih	Input High Voltage Commercial	2.0	—		V
Vih	Input High Voltage Military	2.2	—		V
VIL	Input Low Voltage Commercial & Military	—	—	0.8	V
	•			2	2680 tbl 03

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
COUT(1, 2)	Output Capacitance	Vout = 0V	10	pF
NOTES				2680 tbl 04

NOTES:

1. With output deselected. ($\overline{OE} = HIGH$)

2. Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V \pm 10%, TA = 0°C to +70°C; Military: Vcc = 5V \pm 10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72420 IDT72420 IDT72200 IDT72200 IDT72210 IDT72210 Commercial Military tCLK = 12, 15, 20, 25, 35, 50 ns tCLK = 20, 25, 35, 50 ns Min. Typ. Max. Min.						Units
I⊔ ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	-10	_	10	μΑ
Ilo ⁽²⁾	Output Leakage Current	-10	_	10	-10		10	μΑ
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_		2.4	_		V
Vol	Output Logic "0" Voltage, Io∟ = 8 mA	_	_	0.4	_		0.4	V
ICC1 ⁽³⁾	Active Power Supply Current		_	80		_	100	mA

2680 tbl 05

Symbol	Parameter		IDT72220 IDT72230 IDT72240 Commercia = 15, 20, 25, Typ.		tc⊔i Min.	Units		
ILI ⁽¹⁾	Input Leakage Current (any input)	-1	_	1	-10	—	10	μA
ILO ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μΑ
Vон	Output Logic "1" Voltage, Iон = –2 mA	2.4	—	—	2.4	_	—	V
Vol	Output Logic "0" Voltage, Io∟ = 8 mA	_	_	0.4	_	_	0.4	V
ICC1 ⁽⁴⁾	Active Power Supply Current	_	_	80		_	100	mA

NOTES:

1. Measurements with $0.4 \le VIN \le VCC$.

2. $\overline{OE} \ge VIH$, $0.4 \le VOUT \le VCC$. 3 & 4.

Measurements are made with outputs unloaded. Tested at fcLK = 20 MHz.

(3) Typical Icc1 = 30 + (fcLK*0.5/MHz) + (fcLK*CL*0.02/MHz-pF) mA

(4) Typical Icc1 = 32 + (fcLK*0.6/MHz) + (fcLK*CL*0.02/MHz-pF) mA

fclk = 1 / tclk

CL = external capacitive load (30 pF typical)

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5V \pm 10\%$, TA = 0° C to + 70° C; Military: Vcc = $5V \pm 10\%$, TA = -55° C to + 125° C)

		Commercial					Comm. & Mil.				mm.	Comn	o/Mil	
		7220 7221	72200L12 72210L12				72200L20 72210L20		72200L25 72210L25		72200L35 72210L35 72420L35		72200L50 72210L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	—	83.3	_	66.7	_	50	_	40	_	28.6	—	20	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12	_	15	_	20	_	25	_	35	_	50	_	ns
tCLKH	Clock High Time	5	_	6	_	8	—	10	_	14	_	20	_	ns
tCLKL	Clock Low Time	5	_	6	_	8	—	10	_	14	_	20	_	ns
tDS	Data Set-up Time	3	—	4	—	5	—	6	_	8	_	10	_	ns
tDH	Data Hold Time	0.5	_	1	_	1	_	1	_	2		2	_	ns
tENS	Enable Set-up Time	3	_	4	_	5	—	6	_	8	_	10	_	ns
tENH	Enable Hold Time	0.5	_	1	_	1	_	1	_	2	_	2	_	ns
tRS	Reset Pulse Width ⁽¹⁾	12	_	15	_	20	_	25	_	35	_	50		ns
tRSS	Reset Set-up Time	12	_	15	_	20	_	25	_	35	_	50	_	ns
tRSR	Reset Recovery Time	12	—	15	—	20	—	25	_	35	_	50	—	ns
tRSF	Reset to Flag and Output Time		12		15	_	20	_	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	_	0	_	0	_	0	_	0		0	_	ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	_	8	l	10	_	12	_	15		20	_	30	ns
tREF	Read Clock to Empty Flag		8		10	_	12	_	15		20	_	30	ns
tAF	Write Clock to Almost-Full Flag	_	8	l	10	_	12	_	15		20	_	30	ns
tAE	Read Clock to Almost-Empty Flag	_	8	l	10	_	12	_	15		20	_	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5		6	-	8	—	10	—	12	—	15	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22	_	28	_	35	_	40	_	42	_	45	_	ns

NOTES:

Pulse widths less than minimum values are not allowed.
 Values guaranteed by design, not currently tested.

2680 tbl 07

AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = $5V \pm 10\%$, TA = 0° C to + 70° C; Military: VCC = $5V \pm 10\%$, TA = -55° C to + 125° C)

		Commercial				Commercial & Military				Comm. Comm./Mi			n./Mil.	
Symbol	nbol Parameter		72220L12 72230L12 72240L12 Min. Max.		72220L15 72230L15 72240L15 Min. Max.		72220L20 72230L20 72240L20 Min. Max.		72220L25 72230L25 72240L25 Min. Max.		0L35 0L35 0L35 0L35 Max.	72220L50 72230L50 72240L50 Min, Max,		Unit
fS	Clock Cycle Frequency	_	83.3		66.7		50	_	40	Min.	28.6	_	20	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12	_	15	_	20	_	25	_	35	_	50	_	ns
tCLKH	Clock High Time	5	_	6	_	8	_	10	_	14	_	20	_	ns
tCLKL	Clock Low Time	5	_	6	_	8		10	_	14	_	20		ns
tDS	Data Set-up Time	3	_	4		5		6	_	8	_	10	_	ns
tDH	Data Hold Time	.5	_	1	_	1	_	1	_	2	_	2	_	ns
tENS	Enable Set-up Time	3	_	4		5	_	6	_	8	_	10	_	ns
tENH	Enable Hold Time	.5	_	1		1	_	1	_	2	_	2	_	ns
tRS	Reset Pulse Width ⁽¹⁾	12		15	_	20	_	25	-	35	_	50	_	ns
tRSS	Reset Set-up Time	12	—	15	_	20	—	25	—	35	—	50	—	ns
tRSR	Reset Recovery Time	12	_	15	_	20	—	25	_	35	_	50	—	ns
tRSF	Reset to Flag and Output Time	—	12	_	15	_	20	—	25	—	35	—	50	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	Ι	0	_	0	_	0	Ι	0	_	0	—	ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	23	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	3	7	3	8	3	10	3	13	3	15	3	23	ns
tWFF	Write Clock to Full Flag	—	8		10		12		15		20	_	30	ns
tREF	Read Clock to Empty Flag	—	8	_	10	_	12		15	_	20	—	30	ns
tAF	Write Clock to Almost-Full Flag	—	8		10		12	_	15		20	—	30	ns
tAE	Read Clock to Almost-Empty Flag	—	8	_	10	_	12	—	15		20	—	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5	_	6	_	8	—	10	—	12		15	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22	_	28	_	35	_	40	_	42	_	45	_	ns


NOTES:

1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2680 tbl 09



or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

2680 tbl 08

SIGNAL DESCRIPTIONS

INPUTS:

Data In (Do–D7) — Data inputs for 8-bit wide data.

CONTROLS:

Reset (RS) — Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag (\overline{FF}) and Almost Full Flag (\overline{AF}) will be reset to HIGH after tRSF. The Empty Flag (\overline{EF}) and Almost Empty Flag (\overline{AE}) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros.

Write Clock (WCLK) — A write cycle is initiated on the LOWto-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (\overline{FF}) and Almost Full Flag (\overline{AF}) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable (WEN) — When Write Enable (WEN) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable (WEN) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after twFF, allowing a valid write to begin. Write Enable (\overline{WEN}) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ($\overline{\text{EF}}$) and Almost-Empty Flag ($\overline{\text{AE}}$) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enable (REN) — When Read Enable (REN) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When Read Enable ($\overline{\text{REN}}$) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after tREF and a valid read can begin. Read Enable (\overline{REN}) is ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

OUTPUTS:

Full Flag (FF) — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1024 writes for the IDT72220, 2048 writes for the IDT72230, and 4096 writes for the IDT72240.

The Full Flag (\overline{FF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (\overline{EF}) — The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (\overline{EF}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Almost Full Flag (\overline{AF}) — The Almost Full Flag (\overline{AF}) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overline{RS}), the Almost Full Flag (\overline{AF}) will go LOW after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1017 writes for the IDT72220, 2041 writes for the IDT72230 and 4089 writes for the IDT72240.

The Almost Full Flag (\overline{AF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Almost Empty Flag (\overline{AE}) — The Almost Empty Flag (\overline{AE}) will go LOW when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset (\overline{RS}), the Almost Empty Flag (\overline{AE}) will go HIGH after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.


The Almost Empty Flag (\overline{AE}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q0–Q7) — Data outputs for a 8-bit wide data.

TABLE 1: STATUS FLAGS

	Number of Words in FIFO								
IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240	FF	ĀF	ĀĒ	ĒF
0	0	0	0	0	0	Н	Н	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	Н	Н	L	Н
8 to 56	8 to 248	8 to 504	8 to 1016	8 to 2040	8 to 4088	Н	Н	Н	Н
57 to 63	249 to 255	505 to 511	1017 to 1023	2041 to 2047	4089 to 4095	Н	L	Н	Н
64	256	512	1024	2048	4096	L	L	Н	Н

2680 tbl 10




NOTE:

1. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.

2. The clocks (RCLK, WCLK) can be free-running during reset.






2680 drw 05

NOTE:

 tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.


Figure 3. Write Cycle Timing



NOTE:

1. tskEW1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskEW1, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing



NOTE:

2680 drw 07

Figure 5. First Data Word Latency Timing

When tskEW1 ≥ minimum specification, tFRL maximum = tcLk + tskEW1 tskEW1 < minimum specification, tFRL maximum = 2tcLk + tskEW1 or tcLk + tskEW1 The Latency Timing apply only at the Empty Boundry (EF = LOW).







Figure 6. Full Flag Timing



NOTE:

1. When $tskew1 \ge minimum specification$, tFRL maximum = tCLK + tskew1tskew1 < minimum specification, tFRL maximum = 2tcLK + tskew1 or tcLK + tskew1 The Latency Timing apply only at the Empty Boundry ($\overline{EF} = LOW$).






NOTES:

- tskEw2 is the minimum time between a rising RCLK edge and a rising WCLK edge for AF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw2, then AF may not change state until the next WCLK edge.
- If a write is performed on this rising edge of the write clock, there will be Full 6 words in the FIFO when AF goes LOW.

Figure 8. Almost Full Flag Timing



NOTES:

- tskEw2 is the minimum time between a rising WCLK edge and a rising RCLK edge for AE to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskEw2, then AE may not change state until the next RCLK edge.
 If a read is performed on this rising edge of the read clock, there will be Empty 6 words in the FIFO when AE goes LOW.

Figure 9. Almost Empty Flag Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72420/ 72200/72210/72220/72230/72240 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8/256 x 8/512 x 8/1024 x 8/2048 x 8/4096 x 8 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags ($\overline{\text{EF}}$ and $\overline{\text{FF}}$) The partial status flags ($\overline{\text{AE}}$ and $\overline{\text{AF}}$) can be detected from any one device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.




Figure 11. Block Diagram of 64 x 16/256 x 16/512 x 16/1024 x 16/2048 x 16/4096 x 16 Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOs USING RING COUNTER APPROACH" for details of this configuration.

