

M124AQML/LM124QML Low Power Quad Operational Amplifiers

Low Power Quad Operational Amplifiers

General Description

The LM124/124A consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124/124A can be directly operated off of the standard +5Vdc power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional +15Vdc power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated

Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows directly sensing near GND and V_{OUT} also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

- Available with Radiation Guarantee

 High Dose Rate
 ELDRS Free
 100 krad(Si)
- Internally frequency compensated for unity gain
- Large DC voltage gain 100 dB
- Wide bandwidth (unity gain) 1 MHz (temperature compensated)
- Wide power supply range: Single supply 3V to 32V or dual supplies ±1.5V to ±16V
- Very low supply current drain (700 µA)—essentially independent of supply voltage
- Low input biasing current 45 nA (temperature compensated)
- Low input offset voltage 2 mV and offset current: 5 nA
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0V to V+ 1.5V


NS Part Number	SMD Part Number	NS Package Number	Package Description
LM124J/883	7704301CA	J14A	14LD CERDIP
LM124AE/883	77043022A	E20A	20LD LEADLESS CHIP CARRIER
LM124AJ/883	7704302CA	J14A	14LD CERDIP
LM124AW/883		W14B	14LD CERPACK
LM124AWG/883	7704302XA	WG14A	14LD CERAMIC SOIC
LM124AJRQMLV (Note 11)	5962R9950401VCA, 100 krad(Si)	J14A	14LD CERDIP
LM124AJRLQMLV (<i>Note 12</i>)	5962R9950402VCA, 100 krad(Si)	J14A	14LD CERDIP
LM124AWGRQMLV (Note 11)	5962R9950401VZA, 100 krad(Si)	WG14A	14LD CERAMIC SOIC
LM124AWGRLQMLV (<i>Note 12</i>)	5962R9950402VZA, 100 krad(Si)	WG14A	14LD CERAMIC SOIC
LM124AWRQMLV (<i>Note 11</i>)	5962R9950401VDA, 100 krad(Si)	W14B	14LD CERPACK
LM124AWRLQMLV (Note 12)	5962R9950402VDA, 100 krad(Si)	W14B	14LD CERPACK
LM124 MDE (<i>Note 12</i>)	5962R9950402V9A, 100 krad(Si)	(Note 1)	Bare Die
LM124 MDR (<i>Note 11</i>)	5962R9950401V9A, 100 krad(Si)	(Note 1)	Bare Die

Ordering Information

© 2011 National Semiconductor Corporation 201080

Note 1: FOR ADDITIONAL DIE INFORMATION, PLEASE VISIT THE HI REL WEB SITE AT: www.national.com/analog/space/level_die

Connection Diagrams




LM124AQML/LM124QML

www.national.com

Schematic Diagram

(Each Amplifier)



LM124AQML/LM124QML

20108002

Absolute Maximum Ratings (Note 2)

Supply Voltage V+	32Vdc or ±16Vdc
Supply Voltage, V+ Differential Input Voltage	32Vdc 01 ±10Vdc 32Vdc
Input Voltage	-0.3Vdc to +32Vdc
Input Current	
$(V_{IN} < -0.3Vdc) (Note 5)$	50 mA
Power Dissipation (<i>Note 3</i>)	001111
CERDIP	1260mW
CERPACK	700mW
LCC	1350mW
CERAMIC SOIC	700mW
Output Short-Circuit to GND	
(One Amplifier) (<i>Note 4</i>)	
$V^+ \leq 15 V dc and T_A = 25^{\circ} C$	Continuous
Operating Temperature Range	–55°C ≤ T _A ≤ +125°C
Maximum Junction Temperature	150°C
Storage Temperature Range	–65°C ≤ T _A ≤ +150°C
Lead Temperature (Soldering, 10 seconds)	260°C
Thermal Resistance ThetaJA	
CERDIP (Still Air)	103°C/W
(500LF/Min Air flow)	51°C/W
CERPACK (Still Air)	176°C/W
(500LF/Min Air flow)	116°C/W
LCC (Still Air)	91°C/W
(500LF/Min Air flow)	66°C/W
CERAMIC SOIC (Still Air)	176°C/W
(500LF/Min Air flow)	116°C/W
ThetaJC	
CERDIP	19°C/W
CERPACK	18°C/W
LCC	24°C/W
CERAMIC SOIC	18°C/W
Package Weight (Typical)	
CERDIP	2200mg
CERPACK	460mg
	470mg
	410mg
ESD Tolerance (<i>Note 6</i>)	250V

Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

LM124/883 Electrical Characteristics SMD: 77043

DC Parameters

(The following conditions apply to all the following parameters, unless otherwise specified.)

All voltages referenced to device ground.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- Groups
		V+ = 5V			1.2	mA	1, 2, 3
I _{CC}	Power Supply Current	V+ = 30V			3.0	mA	1
		V+ = 00V			4.0	mA	2, 3
		V+ = 15V, V _{OUT} = 200mV, +V _{IN} = 0mV, -V _{IN} = +65mV		12		uA	1
I _{SINK}	Output Sink Current	V+ = 15V, V _{OUT} = 2V,		10		mA	1
		+V _{IN} = 0mV, -V _{IN} = +65mV		5		mA	2, 3
1	Output Source Current	V+ = 15V, V _{OUT} = 2V,			-20	mA	1
SOURCE	Output Source Current	+V _{IN} = 0mV, -V _{IN} = -65mV			-10	mA	2, 3
I _{os}	Short Circuit Current	V+ = 5V, V _{OUT} = 0V		-60		mA	1
		$V_{\pm} = 30V_{\pm}V_{\pm} = 0V_{\pm}$		-5	5	mV	1
		V+ = 30V, V _{CM} = 0V		-7	7	mV	2, 3
		V+ = 30V, V _{CM} = 28V		-5	5	mV	1
V _{IO}	Input Offset Voltage	v+ = 50v, v _{CM} = 20v		-7	7	mV	2, 3
		V+ = 5V, V _{CM} = 0V		-5	5	mV	1
		••• = •••, •• _{CM} = •••		-7	7	mV	2, 3
		V+ = 30V, V _{CM} = 28.5V		-5	5	mV	1
CMRR	Common Mode Rejection Ratio	$V_{+} = 30V, V_{IN} = 0V \text{ to } 28.5V$	(Note 14)	70		dB	1
d.	Input Rice Current	V+ = 5V, V _{CM} = 0V	(Noto 12)	-150	10	nA	1
+I _{IB}	Input Bias Current	$v + = 5v, v_{CM} = 0v$	(Note 13)	-300	10	nA	2, 3
l	Input Offset Current	V+ = 5V, V _{CM} = 0V		-30	30	nA	1
I _{IO}		v+ = 5v, v _{CM} = 0v		-100	100	nA	2, 3
PSRR	Power Supply Rejection Ratio	V + = 5V to 30V, V_{CM} = 0V		65		dB	1
V	Common Mode	V+ = 30V	(Note 7)		28.5	V	1
V _{CM}	Voltage Range	V+ = 30V	(Note 14)		28	V	2, 3
A _{VS}	Large Signal Gain	V+ = 15V, R _L = 2K Ω,		50		V/mV	4
vvs		V _O = 1V to 11V		25		V/mV	5, 6
V	Output Voltage High	V+ = 30V, R_L = 2K Ω		26		V	4, 5, 6
V _{OH}	Output Voltage High	V+ = 30V, R _L = 10K Ω		27		V	4, 5, 6
		V+ = 30V, R _L = 10K Ω			40	mV	4, 5, 6
				1	40	mV	4
V _{OL}	Output Voltage Low	V + = 30 V , I_{SINK} = 1 uA			100	mV	5, 6
		V+ = 5V, R _L = 10K Ω	1		20	mV	4, 5, 6
	Channel Separation (Amp to Amp Coupling)	1KHz, 20KHz	(Note 9) (Note 15)	80		dB	4

LM124A/883 Electrical Characteristics SMD: 77043

DC Parameters

(The following conditions apply to all the following parameters, unless otherwise specified.)

All voltages referenced to device ground.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- Groups
		V+ = 5V			1.2	mA	1, 2, 3
I _{CC}	Power Supply Current	V+ = 30V			3.0	mA	1
					4.0	mA	2, 3
1	Output Sigle Ourport	$V_{+} = 15V, V_{OUT} = 200mV,$ + $V_{IN} = 0mV, -V_{IN} = +65mV$		12		uA	1
SINK	Output Sink Current	V+ = 15V, V _{OUT} = 2V,		10		mA	1
		+V _{IN} = 0mV, -V _{IN} = +65mV		5		mA	2, 3
I	Output Source Current	V+ = 15V, V _{OUT} = 2V,			-20	mA	1
SOURCE		+V _{IN} = 0mV, -V _{IN} = -65mV			-10	mA	2, 3
os	Short Circuit Current	V+ = 5V, V _{OUT} = 0V		-60		mA	1
		V+ = 30V, V _{CM} = 0V		-2	2	mV	1
		-		-4	4	mV	2, 3
V _{IO}	Input Offset Voltage	V+ = 30V, V _{CM} = 28.5V		-2	2	mV	1
V IO	input Onset Voltage	V+ = 30V, V _{CM} = 28V		-4	4	mV	2, 3
	$V_{+} = 5V, V_{CM} = 0V$	$V_{\pm} = 5V_{\pm}V_{\pm} = 0V_{\pm}$		-2	2	mV	1
		ν+ = 3ν, ν _{CM} = 0ν		-4	4	mV	2, 3
CMRR	Common Mode Rejection Ratio	$V_{+} = 30V, V_{IN} = 0V \text{ to } 28.5V$	(Note 14)	70		dB	1
±l _{IB}	Input Bias Current	V+ = 5V, V _{CM} = 0V	(Note 12)	-50	10	nA	1
шB		v+ = 5v, v _{CM} = 0v	(Note 13)	-100	10	nA	2, 3
I _{IO}	Input Offset Current	V+ = 5V, V _{CM} = 0V		-10	10	nA	1
OI		VI = 0V, V _{CM} = 0V		-30	30	nA	2, 3
PSRR	Power Supply Rejection Ratio	V+ = 5V to 30V, $V_{CM} = 0V$		65		dB	1
V	Common Mode	V+ = 30V	(<i>Note 7</i>)		28.5	V	1
V _{CM}	Voltage Range	V+= 50V	(Note 14)		28	V	2, 3
A _{VS}	Large Signal Gain	V+ = 15V, R _L = 2K Ω,	(<i>Note 8</i>)	50		V/mV	4
٦VS		V _O = 1V to 11V	(Note 0)	25		V/mV	5, 6
N/	Output Voltage High	V+ = 30V, R_L = 2K Ω		26		V	4, 5, 6
V _{он}	Output Voltage High	V+ = 30V, $R_L = 10K \Omega$		27		V	4, 5, 6
		V+ = 30V, R _L = 10K Ω			40	mV	4, 5, 6
					40	mV	4
V _{OL}	Output Voltage Low	V+ = 30V, I _{SINK} = 1uA			100	mV	5, 6
		V+ = 5V, R _L = 10K Ω			20	mV	4, 5, 6
	Channel Separation Amp to Amp Coupling	1KHz, 20KHz	(Note 9) (Note 15)	80		dB	4

LM124A RAD HARD Electrical Characteristics

SMD: 5962R99504 (Note 11, Note 12)

DC Parameters

(The following conditions apply to all the following parameters, unless otherwise specified.)

All voltages referenced to device ground.

Symbol	Parameter	Conditions	Notes	Min	Max	UniT	Sub- Groups
		V_{CC} + = 30V, V_{CC} - = Gnd,		-2	2	mV	1
		V _{CM} = +15V		-4	4	mV	2, 3
		$V_{\rm CC}$ + = 2V, $V_{\rm CC}$ - = -28V,		-2	2	mV	1
		V _{CM} = -13V		-4	4	mV	2, 3
V _{IO}	Input Offset Voltage	V_{CC} + = 5V, V_{CC} - = Gnd,		-2	2	mV	1
		$V_{CM} = +1.4V$		-4	4	mV	2, 3
		$V_{\rm CC}$ + = 2.5V, $V_{\rm CC}$ - = -2.5,		-2	2	mV	1
		V _{CM} = -1.1V		-4	4	mV	2, 3
		V_{CC} + = 30V, V_{CC} - = Gnd,		-10	10	nA	1, 2
		V _{CM} = +15V		-30	30	nA	3
		$V_{\rm CC}$ + = 2V, $V_{\rm CC}$ - = -28V,		-10	10	nA	1, 2
	Innut Offert Current	V _{CM} = -13V		-30	30	nA	3
I _{IO}	Input Offset Current	V_{CC} + = 5V, V_{CC} - = Gnd,		-10	10	nA	1, 2
		$V_{CM} = +1.4V$		-30	30	nA	3
		V_{CC} + = 2.5V, V_{CC} - = -2.5,		-10	10	nA	1, 2
		$V_{CM} = -1.1V$		-30	30	nA	3
		V_{CC} + = 30V, V_{CC} - = Gnd,		-50	+0.1	nA	1, 2
		V _{CM} = +15V		-100	+0.1	nA	3
		$V_{\rm CC}$ + = 2V, $V_{\rm CC}$ - = -28V,		-50	+0.1	nA	1, 2
	Innut Dies Current	V _{CM} = -13V	(Nata 10)	-100	+0.1	nA	3
±l _{IB}	Input Bias Current	V_{CC} + = 5V, V_{CC} - = Gnd,	(Note 13)	-50	+0.1	nA	1, 2
		$V_{CM} = +1.4V$		-100	+0.1	nA	3
		V_{CC} + = 2.5V, V_{CC} - = -2.5,		-50	+0.1	nA	1, 2
		$V_{CM} = -1.1V$		-100	+0.1	nA	3
+PSRR	Power Supply Rejection Ratio	V_{CC} = Gnd, V_{CM} = +1.4V, 5V $\leq V_{CC} \leq 30V$		-100	100	uV/V	1, 2, 3
CMRR	Common Mode Rejection Ratio		(Note 14)	76		dB	1, 2, 3
I _{os} +	Output Short Circiut Current	V_{CC} + = 30V, V_{CC} - = Gnd, V_{O} = 25V		-70		mA	1, 2,3
	Power Supply Current	V_{CC} + = 30V, V_{CC} - = Gnd			3	mA	1, 2
СС		$v_{CC} = 000, v_{CC} = 000$			4	mA	3
	Input Offset Voltage Temperature	$\begin{split} +25^{\circ}\text{C} &\leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}, \\ +\text{V}_{\text{CC}} &= 5\text{V}, -\text{V}_{\text{CC}} = 0\text{V}, \\ \text{V}_{\text{CM}} &= +1.4\text{V} \end{split}$	(Note 10)	-30	30	uV/ °C	2
	Sensitivity	$-55^{\circ}C \le T_{A} \le +25^{\circ}C, +V_{CC} = 5V,$ $-V_{CC} = 0V, V_{CM} = +1.4V$		-30	30	uV/ °C	3
Δ _{ΙΟ} / ΔΤ	Input Offset Current Temperature	$\begin{array}{l} +25^{\circ}C \leq T_{A} \leq +125^{\circ}C, \\ +V_{CC} = 5V, -V_{CC} = 0V, \\ V_{CM} = +1.4V \end{array}$	(Note 10)	-400	400	pA/° C	2
	Sensitivity	$-55^{\circ}C \le T_A \le +25^{\circ}C, +V_{CC} = 5V,$ $-V_{CC} = 0V, V_{CM} = +1.4V$		-700	700	pA/ °C	3

LM124A RAD HARD SMD: 5962R99504 (Note 11, Note 12)

AC/DC Parameters

(The following conditions apply to all the following parameters, unless otherwise specified.)

All voltages referenced to device ground.

Symbol	Parameter	Conditions	Notes	Min	Max	UniT	Sub- G roups
		V_{CC} + = 30V, V_{CC} - = Gnd, R _L = 10K Ω			35	mV	4, 5, 6
√ _{oL}	Logical "0" Output Voltage	V_{CC} + = 30V, V_{CC} - = Gnd, I_{OI} = 5mA			1.5	v	4, 5, 6
		V_{CC} + = 4.5V, V_{CC} - = Gnd, I_{OI} = 2uA			0.4	V	4, 5, 6
1	Logical "1" Output	V_{CC} + = 30V, V_{CC} - = Gnd, I_{OH} = -10mA		27		V	4, 5, 6
/ _{ОН}	Voltage	V_{CC} + = 4.5V, V_{CC} - = Gnd, I_{OH} = -10mA		2.4		V	4, 5, 6
		V_{CC} + = 30V, V_{CC} - = Gnd,		50		V/mV	4
. .	Maltana Osia	$1V \le V_0 \le 26V, R_L = 10K \Omega$		25		V/mV	5, 6
A _{VS} +	Voltage Gain	$V_{\rm CC}$ + = 30V, $V_{\rm CC}$ - = Gnd,		50		V/mV	4
		$5V \le V_0 \le 20V, R_L = 2K \Omega$		25		V/mV	5, 6
		V_{CC} + = 5V, V_{CC} - = Gnd, 1V \leq $V_O \leq$ 2.5V, R_L = 10K Ω		10		V/mV	4, 5, 6
A _{VS}	Voltage Gain	V_{CC} + = 5V, V_{CC} - = Gnd, 1V ≤ V_O ≤ 2.5V, R_L = 2K Ω		10		V/mV	4, 5, 6
	Maximum Output	$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $V_{O}^{-} = +30V, R_{L}^{-} = 10K \Omega$		27		v	4, 5, 6
+V _{OP}	Voltage Swing	V_{CC} + = 30V, V_{CC} - = Gnd, V_{O} = +30V, R_{L} = 2K Ω		26		v	4, 5, 6
ΓR(_{TR})	Transient Response: Rise Time	V_{CC} + = 30V, V_{CC} - = Gnd			1	uS	7, 8A, 8B
TR(_{os})	Transient Response: Overshoot	V_{CC} + = 30V, V_{CC} - = Gnd			50	%	7, 8A, 8B
LS	Slew Rate: Rise	V_{CC} + = 30V, V_{CC} - = Gnd		0.1		V/uS	7, 8A, 8B
±S _R	Slew Rate: Fall	V_{CC} + = 30V, V_{CC} - = Gnd		0.1		V/uS	7, 8A, 8B

LM124A RAD HARD SMD: 5962R99504 (Note 11, Note 12)

AC Parameters

(The following conditions apply to all the following parameters, unless otherwise specified.)

AC: $+V_{CC} = 30V$, $-V_{CC} = 0V$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- Groups
NI _{BB}	Noise Broadband	$+V_{CC} = 15V, -V_{CC} = -15V,$ BW = 10Hz to 5KHz			15	uVrm s	7
NI _{PC}	Noise Popcorn	+V _{CC} = 15V, -V _{CC} = -15V, R _S = 20K Ω, BW = 10Hz to 5KHz			50	uVpK	7
		+V _{CC} = 30V, -V _{CC} = Gnd, R _L = 2K Ω		80		dB	7
		$R_L = 2K \Omega$, $V_{IN} = 1V$ and 16V, A to B		80		dB	7
		$R_L = 2K \Omega$, $V_{IN} = 1V$ and 16V, A to C		80		dB	7
		$R_L = 2K \Omega$, $V_{IN} = 1V$ and 16V, A to D		80		dB	7
		$R_L = 2K \Omega$, $V_{IN} = 1V$ and 16V, B to A		80		dB	7
		R_L = 2K $\Omega,$ $V_{\rm IN}$ = 1V and 16V, B to C		80		dB	7
Cs	Channel Separation	$R_L = 2K \Omega$, $V_{IN} = 1V$ and 16V, B to D	(Note 15)	80		dB	7
		$R_L = 2K \ \Omega,$ $V_{IN} = 1V$ and 16V, C to A		80		dB	7
		R_L = 2K $\Omega,$ V_{IN} = 1V and 16V, C to B		80		dB	7
		$\label{eq:RL} \begin{split} \text{R}_{\text{L}} &= 2\text{K}\ \Omega,\\ \text{Vin} &= 1\text{V} \text{ and } 16\text{V}, \ \text{C} \text{ to } \text{D} \end{split}$		80		dB	7
		R_L = 2K $\Omega,$ V_{IN} = 1V and 16V, D to A		80		dB	7
		$R_L = 2K \text{ Ohms},$ $V_{IN} = 1V \text{ and } 16V, D \text{ to } B$		80		dB	7
	$R_L = 2K \Omega$, Vin = 1V and 16V, D to C		80		dB	7	

LM124A RAD HARD - DC Drift Values SMD: 5962R99504 (Note 11, Note 12)

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: "Delta calculations performed on QMLV devices at group B, subgroup 5 only"

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- Groups
V _{IO}	Input Offset Voltage	V_{CC} + = 30V, V_{CC} - = Gnd, V_{CM} = +15V		-0.5	0.5	mV	1
±I _{IB}	Input Bias Current	V_{CC} + = 30V, V_{CC} - = Gnd, V_{CM} = +15V		-10	10	nA	1

LM124A - POST RADIATION LIMITS +25°C SMD: 5962R99504 (Note 11, Note 12)

(The following conditions apply to all the following parameters, unless otherwise specified.)

All voltages referenced to device ground.

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- Groups
		V_{CC} + = 30V, V_{CC} - = Gnd, V_{CM} = +15V		-2.5	2.5	mV	1
V		V_{CC} + = 2V, V_{CC} - = -28V, V_{CM} = -13V		-2.5	2.5	mV	1
V _{IO}	Input Offset Voltage	V_{CC} + = 5V, V_{CC} - = Gnd, V_{CM} = +1.4V	- (Note 11)	-2.5	2.5	mV	1
		V_{CC} + = 2.5V, V_{CC} - = -2.5, V_{CM} = -1.1V		-2.5	2.5	mV	1
		V_{CC} + = 30V, V_{CC} - = Gnd, V_{CM} = +15V		-15	15	nA	1
I _{IO} Input Offset Current	V_{CC} + = 2V, V_{CC} - = -28V, V_{CM} = -13V		-15	15	nA	1	
	input Onset Current	V_{CC} + = 5V, V_{CC} - = Gnd, V_{CM} = +1.4V	(Note 11)	-15	15	nA	1
		V_{CC} + = 2.5V, V_{CC} - = -2.5V, V_{CM} = -1.1V		-15	15	nA	1
		V_{CC} + = 30V, V_{CC} - = Gnd, V_{CM} = +15V		-75	+0.1	nA	1
. 1	Innut Dies Current	$V_{CC} + = 2V, V_{CC} - = -28V,$ $V_{CM} = -13V$		-75	+0.1	nA	1
±I _{IB}	Input Bias Current	V_{CC} + = 5V, V_{CC} - = Gnd, V_{CM} = +1.4V	- (Note 11)	-75	+0.1	nA	1
		V_{CC} + = 2.5V, V_{CC} - = -2.5V, V_{CM} = -1.1V		-75	+0.1	nA	1
		V_{CC} + = 30V, V_{CC} - = Gnd, 1V $\leq V_O \leq$ 26V, R_L = 10K Ω		40		V/mV	4
A _{VS} +	Voltage Gain	$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $5V \le V_{\Omega} \le 20V, R_{L} = 2K \Omega$	- (Note 11)	40		V/mV	4

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), ThetaJ_A (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/ThetaJ_A$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 4: Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40mA independent of the magnitude of V+. At values of supply voltage in excess of +15V_{DC}, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

Note 5: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3V_{DC} (at 25°C).

Note 6: Human body model, 1.5 k Ω in series with 100 pF.

Note 7: Guaranteed by V_{IO} tests.

Note 8: Datalog reading in K=V/mV

Note 9: Guaranteed, not tested

Note 10: Calculated parameters

Note 11: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD-883, Method 1019


Note 12: Low dose rate testing has been performed on a wafer-by-wafer basis, per test method 1019 condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect.


Note 13: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.


Note 14: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V (at 25° C). The upper end of the common-mode voltage range is V+ –1.5V (at 25° C), but either or both inputs can go to +32V without damage independent of the magnitude of V+.


Note 15: Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequencies.


Typical Performance Characteristics














20108045

www.national.com

Application Hints

The LM124 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 V_{DC}. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At 25°C amplifier operation is possible down to a minimum supply voltage of 2.3 V_{DC}.

The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14).

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V⁺ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V_{DC} (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion.

Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.

The bias network of the LM124 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 3 V_{DC} to 30 V_{DC} .


Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.


The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of V+/2) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.

Typical Single-Supply Applications


 $(V^+ = 5.0 V_{DC})$


LM124AQML/LM124QML




















www.national.com


16









19







 $A_V = \frac{R_f}{R1}$ (As shown, $A_V = 10$)




 $A_V = 1 + \frac{R2}{R1}$ $A_V = 11 \text{ (As shown)}$











Date Released	Revision	Section	Changes
9/2/04	A	New Release, Corporate format	3 MDS data sheets converted into one Corp. data sheet format. MNLM124-X, Rev. 1A2, MNLM124A-X, Rev. 1A3 and MRLM124A-X-RH, Rev. 5A0. MDS data sheets will be archived.
01/27/05	В	Connection Diagrams, Quality Conformance Inspection Section, and Physical Dimensions drawings	Added E package Connection Diagram. Changed verbiage under Quality Conformance Title, and Updated Revisions for the Marketing Drawings.
04/18/05	С	Update Absolute Maximum Ratings Section	Corrected typo for Supply Voltage limit From: 32Vdc or +16Vdc TO: 32Vdc or ±16Vdc. Added cerpack, cerdip, LCC package weight.
06/16/06	D	Features, Ordering Information Table, Rad Hard Electrical Section and Notes	Added Available with Radiation Guarantee, Low Dose NSID's to table 5962R9950402VCA LM124AJRLQMLV, 5962R9950402VDA LM124AWRLQMLV, 5962R9950402VZA LM124AWGRLQMLV, and reference to Note 10 and 11. Deleted code K NSID's LM124AJLQMLV 5962L9950401VCA, LM124AWGLQMLV 5962L9950401VZA, LM124AWLQMLV 5962L9950401VZA, LM124AWLQMLV 5962L9950401VDA, Note 11 to Rad Hard Electrical Heading. Note 11 to Notes.
10/07/2010	E	Data sheet title, Features, Ordering table, Electrical characteristic headings, Rad Hard conditions	Update with current device information and format. Revision D will be Archived







Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com