Apr. 2001 Ver 1.0

8-BIT SINGLE-CHIP MICROCONTROLLERS

HMS87C1304(2)A HMS87C1204(2)A HMS87C1104(2)A

User's Manual





1. OVERVIEW	1
1.1 Description 1.2 Features 1.3 Development Tools 1.4 Ordering Information	1 2 3
2. BLOCK DIAGRAM	4
3. PIN ASSIGNMENT	5
4. PACKAGE DIAGRAM	6
5. PIN FUNCTION	9
6. PORT STRUCTURES	11
7. ELECTRICAL CHARACTERISTICS	16
7.1 Absolute Maximum Ratings 7.2 Recommended Operating Conditions 7.3 A/D Converter Characteristics 7.4 DC Electrical Characteristics 7.5 AC Characteristics 7.6 Typical Characteristics	16 17 18
8. MEMORY ORGANIZATION	22
8.1 Registers	24 27 30
9.1 RA and RAIO registers	
9.2 RB and RBIO registers 9.3 RC and RCIO registers 9.4 RD and RDIO registers	35
10. CLOCK GENERATOR	38
10.1 Oscillation Circuit	
12. TIMER / COUNTER	41
12.1. 8-bit Timer/Counter Mode	42

HMS87C130XA/120XA/110XA



12.2 16-bit Timer/Counter Mode	
12.3 8-bit Compare Output (16-bit)	
12.4 8-bit Capture Mode	
12.5 16-bit Capture Mode	
12.6 PWM Mode	
13. BUZZER OUTPUT FUNCTION	
14. ANALOG TO DIGITAL CONVERTER	51
15. INTERRUPTS	54
15.1 Interrupt Sequence	
15.2 External Interrupt	
16. WATCHDOG TIMER	
17. POWER SAVING MODE	60
17.1 Minimizing Current Consumption	
18. RESET	
19. POWER FAIL PROCESSOR	68
20. OTP PROGRAMMING	70
20.1 DEVICE CONFIGURATION AREA	
20.1 DEVICE CONFIGURATION AREA	
APPENDIX	
Instruction Map	
•	ii



HMS87C1304A / HMS87C1302A HMS87C1204A / HMS87C1202A HMS87C1104A / HMS87C1102A

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

1. OVERVIEW

1.1 Description

The HMS87C1X0XA is an advanced CMOS 8-bit microcontroller with 4K/2K bytes of EPROM. The Hynix HMS87C1X0XA is a powerful microcontroller which provide a highly flexible and cost effective solution to many small applications such as controller for battery charger. The HMS87C1X0XA provides the following standard features: 4K/2K bytes of EPROM, 128bytes of RAM, 8-bit timer/counter, 8-bit A/D converter, 10-bit high speed PWM output, programmable buzzer driving port, power-on reset circuit, on-chip oscillator and clock circuitry. In addition, the HMS87C1X0XA supports power saving modes to reduce power consumption.

This document is **only explained for the base of HMS87C1304A**, the other's eliminated functions are same as below.

Device name	EPROM	RAM	EXT.INT	BUZ	I/O	Operating Voltage	Package
HMS87C1304A	4K bytes	128bytes	2	0	19	2.0 ~ 5.5V	24 SKDIP or SOP
HMS87C1302A	2K bytes	128bytes	2	0	19	2.0 ~ 5.5V	24 SKDIP or SOP
HMS87C1204A	4K bytes	128bytes	2	0	15	2.0 ~ 5.5V	20 PDIP or SOP
HMS87C1202A	2K bytes	128bytes	2	0	15	2.0 ~ 5.5V	20 PDIP or SOP
HMS87C1104A	4K bytes	128bytes	1	Х	11	2.0 ~ 5.5V	16 PDIP or SOP
HMS87C1102A	2K bytes	128bytes	1	Х	11	2.0 ~ 5.5V	16 PDIP or SOP

1.2 Features

- 4K/2K Bytes On-chip Program Memory
- 128 Bytes of On-chip Data RAM (Included stack memory)
- Instruction Cycle Time:
 - 250nS at 8MHz
- Programmable I/O pins (LED direct driving can be source and sink)
 - HMS87C1304A/1302A: 19 - HMS87C1204A/1202A: 15 - HMS87C1104A/1102A: 11
- 2.0V to 5.5V Wide Operating Range
- 8-bit A/D Converter
 - 8 channels

- One 8-bit Basic Interval Timer
- Two 8-bit Timer / Counters
- One 10-bit High Speed PWM Outputs
- Watchdog timer
- Seven Interrupt sources
 - External input: 2 (1 for HMS87C1104/2A)
 - A/D Conversion: 1
 - Timer: 4
- One Programmable Buzzer Driving port (except HMS87C1104/2A)
 - 500Hz ~ 130kHz



- Oscillator Type
 - Crystal
 - Ceramic Resonator
 - RC-oscillation (C can be omitted)
- Power-On Reset

1.3 Development Tools

The HMS87C1X0XA is supported by a full-featured macro assembler, an in-circuit emulator CHOICE- Dr^{TM} and OTP programmers.

The marco assembler operates under the MS-Windows $95/98^{TM}$.

The OTP programmer can be supplied three types of programmer such as emulator add-on board type single programmer (Dr.Writer TM), universal stand-alone type single programmer (CHOICE-SIGMA TM) and gang type programmer (CHOICE-SIGMA TM). .

In Circuit Emulators	CHOICE-Dr. TM
Assembler	Hynix Macro Assembler
	Single Programmer : Dr. Writer TM
OTP Programmer	Universal Programmer : CHOICE- SIGMA TM
	Gang Programmer : CHOICE-GANG4 TM



Figure 1-1 In Circuit Emulator CHOICE-Dr.TM

- Noise Immunity Circuit
 - Power Fail Processor
- Power Down Mode
 - STOP mode
 - Wake-up Timer mode
 - Internal RC-WDT mode




Figure 1-2 OTP Single Programmer Dr.Writer[™]



Figure 1-3 OTP Gang Programmer CHOICE-GANG4TM




1.4 Ordering Information

ROM Size	Package Type	Ordering Device Code	Operating Temperature
	24 SKDIP	HMS87C1304A SK	
All hoter (OTD)	24 SOP	HMS87C1304A D	
	20 PDIP	HMS87C1204A	
4K bytes (OTP)	20 SOP	HMS87C1204A D	
2K bytes (OTP)	16 PDIP	HMS87C1104A	
	16 SOP	HMS87C1104A D	-20 ~ +85°C
	24 SKDIP	HMS87C1302A SK	-20 ~ +00°C
	24 SOP	HMS87C1302A D	
	20 PDIP	HMS87C1202A	
	20 SOP	HMS87C1202A D	
	16 PDIP	HMS87C1102A	
	16 SOP	HMS87C1102A D	



2. BLOCK DIAGRAM




Note † These pins are not available in HMS87C1204(2)A. † These pins are not available in HMS87C1104(2)A.



3. PIN ASSIGNMENT


HMS87C1304(2)A SK

HMS87C1304(2)A D




HMS87C1204(2)A

HMS87C1204(2)A D




HMS87C1104(2)A

HMS87C1104(2)A D







4. PACKAGE DIAGRAM













5. PIN FUNCTION

V_{**DD**}: Supply voltage.

VSS: Circuit ground.

RESET: Reset the MCU.

X_{IN}: Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

X_{OUT}: Output from the inverting oscillator amplifier.

RA0~RA7: RA is an 8-bit, CMOS, bidirectional I/O port. RA pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RAIO).

Port pin	Alternate function
RA0	EC0 (Event Counter Input Source)
RA1	AN1 (Analog Input Port 1)
RA2	AN2 (Analog Input Port 2)
RA3	AN3 (Analog Input Port 3)
RA4	AN4 (Analog Input Port 4)
RA5	AN5 (Analog Input Port 5)
RA6	AN6 (Analog Input Port 6)
RA7	AN7 (Analog Input Port 7)

Table 5-1 RA Port

In addition, RA serves the functions of the various special features in Table 5-1.

RB0~RB4: RB is an 8-bit, CMOS, bidirectional I/O port. RB pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RBIO).

RB serves the functions of the various following special features in Table 5-2.

Port pin	Alternate function
RB0	AN0 (Analog Input Port 0) AV _{REF} (External Analog Reference Pin
RB1 ¹ RB2 RB3 ¹ RB4) BUZ (Buzzer Driving Output Port) INT0 (External Interrupt Input Port 0) INT1 (External Interrupt Input Port 1) PWM0 (PWM0 Output) COMP0 (Timer1 Compare Output)

Table 5-2 RB Port

1. These pins are not available in HMS87C1104(2)A.

RC0, RC1: RC is a 2-bit, CMOS, bidirectional I/O port. RC pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RCIO).

And these pins are not available in HMS87C1104(2)A.

RD0~RD3: RD is a 4-bit, CMOS, bidirectional I/O port. RC pins can be used as outputs or inputs according to "1" or "0" written the their Port Direction Register(RDIO).

And these pins are not available in HMS87C1204(2)A and HMS87C1104(2)A.




		PIN NUMBER				Function
PIN NAME	87C1304(2)A	87C1204(2)A	87C1104(2)A	In/Out	Basic	Sencondary
V_{DD}	5	5	5	-	Supply voltage	9
V _{SS}	18	14	12	-	Circuit ground	
RESET	17	13	11	I	Reset signal in	nput
X _{IN}	15	11	9	I		
X _{OUT}	16	12	10	0		
RA0 (EC0)	21	17	13	I/O (Input)		External Event Counter input 0
RA1 (AN1)	22	18	14	I/O (Input)		Analog Input Port 1
RA2 (AN2)	23	19	15	I/O (Input)		Analog Input Port 2
RA3 (AN3)	24	20	16	I/O (Input)	8-bit general	Analog Input Port 3
RA4 (AN4)	1	1	1	I/O (Input)	I/O ports	Analog Input Port 4
RA5 (AN5)	2	2	2	I/O (Input)		Analog Input Port 5
RA6 (AN6)	3	3	3	I/O (Input)		Analog Input Port 6
RA7 (AN7)	4	4	4	I/O (Input)		Analog Input Port 7
RB0 (AVref/AN0)	8	6	6	I/O (Input)		Analog Input Port 0 / Analog Reference
RB1 (BUZ)	9	7		I/O (Input)		Buzzer Driving Output
RB2 (INT0)	10	8		I/O (Input)	5-bit general I/O ports	External Interrupt Input 0
RB3 (INT1)	11	9		I/O (Output)	"o ponto	External Interrupt Input 1
RB4 (PWM0/ COMP0)	12	10		I/O (Output/ Output)		PWM0 Output or Timer1 Compare Output
RC0	19	15		I/O	2-bit general	
RC1	20	16		I/O	I/O ports	
RD0	6			I/O		
RD1	7			I/O	4-bit general	
RD2	13			I/O	I/O ports	
RD3	14			I/O		

Table 5-3 Pin Description




6. PORT STRUCTURES

• RESET




• Xin, Xout






• RA0/EC0




• RA1/AN1 ~ RA7/AN7






• RB0 / AN0 / AVref




• RB1/BUZ, RB4/PWM0/COMP0



Note: RB1/BUZ pin is not available in HMS87C1104(2)A.




• RB2/INT0, RB3/INT1



Note: RB3/INT1 pin is not available in HMS87C1104(2)A.

• RC0, RD2, RD3




Note: RC0, RD2, RD3 pins are not available in HMS87C1104(2)A


Note: RD2, RD3 pins are not available in HMS87C1204(2)



• RC1



• RD0, RD1





7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Supply voltage0.3 to	+6.0 V
Storage Temperature40 to -	+125 °C
Voltage on any pin with respect to Ground (Vss)	
Maximum current out of V _{SS} pin	200 mA
Maximum current into V _{DD} pin	150 mA
Maximum current sunk by (I _{OL} per I/O Pin)	.25 mA
Maximum output current sourced by (I _{OH} per I/C	
Maximum current (ΣI _{OL})	150 mA

Maximum current (ΣI_{OH})

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

Parameter	Symbol	O and distant	Specifi	l lmit	
		Condition	Min.	Max.	Unit
Supply Voltage	V	f _{XIN} =8MHz	4.5	5.5	V
	V _{DD}	f _{XIN} =4.2MHz	2.0	5.5	V
Operating Fraguesia	4	V _{DD} =4.5~5.5V	1	8	MHz
Operating Frequency	tXIN	V _{DD} =2.0~5.5V	1	4.2	MHz
Operating Temperature	T _{OPR}		-20	85	°C

7.3 A/D Converter Characteristics

 $(T_A = 25 ^{\circ}\text{C}, \ V_{SS} = 0V, \ V_{DD} = 5.12V \ \ @f_{\text{XIN}} = 8 \text{MHz}, \ V_{DD} = 3.072V \ \ @f_{\text{XIN}} = 4 \text{MHz})$

Barrary Man	Cumbal	0	Specifications				
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Analog Innut Valtage Dange	V	AVREFS=0	V _{SS}	-	V _{DD}	V	
Analog Input Voltage Range	V _{AIN}	AVREFS=1	V _{SS}	-	V _{REF}	V	
Analog Bawas Cumbu Innut Valtage Bange	\/	V _{DD} =5V	3	-	V_{DD}	V	
Analog Power Supply Input Voltage Range	V _{REF}	V _{DD} =3V	2.4	-	V_{DD}	V	
Overall Accuracy	N _{ACC}		-	±1.0	±1.5	LSB	
Non-Linearity Error	N _{NLE}		-	±1.0	±1.5	LSB	
Differential Non-Linearity Error	N _{DNLE}		-	±1.0	±1.5	LSB	
Zero Offset Error	N _{ZOE}		-	±0.5	±1.5	LSB	
Full Scale Error	N _{FSE}		-	±0.25	±0.5	LSB	
Gain Error	N _{NLE}		-	±1.0	±1.5	LSB	
Conversion Time	_	f _{XIN} =8MHz	-	-	10	μS	
	T _{CONV}	f _{XIN} =4MHz	-	-	20		
AV _{REF} Input Current	I _{REF}	AVREFS=1	-	0.5	1.0	mA	



7.4 DC Electrical Characteristics

 $(T_A=-20\sim85^{\circ}C, V_{DD}=2.0\sim5.5V, V_{SS}=0V),$

Doromatar	Cumphal	D:	Condition	Sp	Unit			
Parameter	Symbol	Pin	Pin Condition		Тур.	Max.	Unit	
	V _{IH1}	RESET		0.8 V _{DD}	-	V_{DD}		
Input High Voltage	V _{IH2}	X _{IN} , Hysteresis Input ¹		0.8 V _{DD}	-	V _{DD}	V	
	V _{IH3}	Normal Input		0.7 V _{DD}	-	V_{DD}		
	V _{IL1}	RESET		0	-	0.2 V _{DD}		
Input Low Voltage	V _{IL2}	X _{IN} , Hysteresis Input ¹		0 -		0.2 V _{DD}	V	
	V _{IL3}	Normal Input		0	-	0.3 V _{DD}		
Output High Voltage	V _{OH}	All Output Port	V _{DD} =5V, I _{OH} =-5mA	V _{DD} -1	-	-	V	
Output Low Voltage	V _{OL}	All Output Port	V _{DD} =5V, I _{OL} =10mA	-	-	1	V	
Input Pull-up Current ²	l _P	RB2, RB3, RD0, RD1	V _{DD} =5V	-450	-380	-300	μΑ	
Input High	I _{IH1}	All Pins (except X _{IN})	V _{DD} =5V	-	-	5	μΑ	
Leakage Current	I _{IH2}	X _{IN}	V _{DD} =5V	-	-	15	μΑ	
Input Low	I _{IL1}	All Pins (except X _{IN})	V _{DD} =5V	-5	-	-	μΑ	
Leakage Current	I _{IL2}	X _{IN}	V _{DD} =5V	-15	-	-	μΑ	
Hysteresis	V _T	Hysteresis Input ¹	V _{DD} =5V	0.5	-	-	V	
DED Valtaria	V _{PFD1}	V_{DD}	PFD Level = 0, V _{DD} =5V	2.0	2.5	3.0	V	
PFD Voltage	V _{PFD2}	V_{DD}	PFD Level = 1, V _{DD} =3V	1.5	1.7	1.9	V	
Internal RC WDT	T _{RCWDT}		V_{DD} =5.0V, f_{XIN} =8MHz	60		200	μS	
Period	IRCVIDI		V _{DD} =3.0V, f _{XIN} =4MHz	150		300	μ5	
Operating Current ³	I _{DD}	V _{DD}	V _{DD} =5.5V, f _{XIN} =8MHz	-	2	5	mA	
Operating Currents	טטי	V DD	V _{DD} =3.0V, f _{XIN} =4MHz	-	1	2	ША	
Wake-up Timer Mode	I _{WKUP}	V _{DD}	V_{DD} =5.5V, f_{XIN} =8MHz	-	0.1	0.5	mA	
Current	IWKUP	V DD	V_{DD} =3.0V, f_{XIN} =4MHz	-	0.03	0.1	11173	
RCWDT Mode Current at STOP Mode	Inoverse	Von	V _{DD} =5.5V	-	-	50		
	I _{RCWDT}	V_{DD}	V _{DD} =3.0V	-		30	μΑ	
Stop Mode Current		V	V _{DD} =5.5V, f _{XIN} =8MHz		0.7	1.6		
	I _{STOP}	V _{DD}	V _{DD} =3.0V, f _{XIN} =4MHz	-	0.2	0.8	μΑ	
External RC Oscillator Frequency	E	Valle	V _{DD} =5V, R=10KΩ, C=20pF	3		5	N/11-	
	ncy FRC X _{OUT}		V_{DD} =5 V , R=10 $K\Omega$	5		9	MHz	

^{1.} Hysteresis Input: RA0, RB2, RB3

^{2.} This parameter is valid when the bit PUPSELx is selected and set the input mode or interrupt input function.

^{3.} This value is measured under NOP instruction execution.



7.5 AC Characteristics

 $(T_A=-20\sim+85^{\circ}C, V_{DD}=5V\pm10\%, V_{SS}=0V)$

Dovementer	Comple ed	Pins	S	Unit		
Parameter	Symbol Pins		Min. Typ. Max.		Oille	
Operating Frequency	f _{CP}	X _{IN}	1	-	8	MHz
External Clock Pulse Width	t _{CPW}	X _{IN}	80	-	-	nS
External Clock Transition Time	t _{RCP} ,t _{FCP}	X _{IN}	-	-	20	nS
Oscillation Stabilizing Time	t _{ST}	X _{IN} , X _{OUT}	-	-	20	mS
External Input Pulse Width	t _{EPW}	INT0, INT1, EC0	2	-	-	t _{SYS}
RESET Input Width	t _{RST}	RESET	8	-	-	tsys




Figure 7-1 Timing Chart





7.6 Typical Characteristics

This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.


In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.


The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation







6 (V)


































		With Extern	al Capacitor	Without External Capcitor		
R _{EXT}	C _{EXT}	fosc @ fosc @ 5V,25°C 3V,25°C		f _{OSC} @ 5V,25°C	f _{OSC} @ 3V,25°C	
	10pF	4.9MHz	3.94MHz			
10ΚΩ	20pF	3.35MHz	2.72MHz	7.29MHz	5.1MHz	
	40pF	2.12MHz	1.74MHz			
30ΚΩ	10pF	1.81MHz	1.57MHz			
	20pF	1.21MHz	1.04MHz	2.96MHz	2.37MHz	
	40pF	0.75MHz	0.65MHz			
50ΚΩ	10pF	1.11MHz	0.98MHz			
	20pF	0.74MHz	0.65MHz	1.85MHz	1.55MHz	
	40pF	0.46MHz	0.40MHz			

Table 7-1 RC Oscillation Frequencies (with CEXT and without CEXT)



8. MEMORY ORGANIZATION

The HMS87C1X0XA has separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up to 2K/4K bytes of

Program memory. Data memory can be read and written to up to 128 bytes including the stack area.

8.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.




Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is an 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.





Figure 8-2 Configuration of YA 16-bit Register

X, Y Registers: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

Stack Pointer: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be accessed (save or restore).

Generally, SP is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within 00_H to $7F_H$ of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of " $7F_H$ " is used.



Note: The Stack Pointer must be initialized by software because its value is undefined after RESET.

; SP ← 7F_H

Example: To initialize the SP LDX #07FH

Program Counter: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address (PC_H:0FF_H, PC_L:0FE_H).

Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 8-3. It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

TXSP

This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]

This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.






Figure 8-3 PSW (Program Status Word) Register

[Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

[Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

[Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector ad-

dress.

[Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds $+127(7F_{\rm H})$ or $-128(80_{\rm H})$. The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

[Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.



8.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but these devices have 4K/2K bytes program memory space only physically implemented. Accessing a location above FFFF_H will cause a wrap-around to 0000_H.

Figure 8-4, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address FFFE_H and FFFF_H as shown in Figure 8-5.

As shown in Figure 8-4, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.





Figure 8-4 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.


Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: 0FFC0_H for TCALL15, 0FFC2_H for TCALL14, etc., as shown in Figure 8-6.

Example: Usage of TCALL



The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location $0FFFA_H$. The interrupt service locations spaces 2-byte interval: $0FFF8_H$ and $0FFF9_H$ for External Interrupt 1, $0FFFA_H$ and $0FFFB_H$ for External Interrupt 0, etc.

As for the area from $0FF00_H$ to $0FFFF_H$, if any area of them is not going to be used, its service location is available as general purpose Program Memory.



NOTE:"-" means reserved area.

Figure 8-5 Interrupt Vector Area







Figure 8-6 PCALL and TCALL Memory Area


PCALL→ rel

4F35 PCALL 35H



$TCALL \rightarrow n$

4A TCALL 4





Example: The usage software example of Vector address and the initialize part.

```
ORG
                   OFFEOH
                                    ; (OFFE0)
; (OFFE2)
; (OFFE4)
; (OFFE6) Basic Interval Timer
; (OFFE8) Watchdog Timer
; (OFFEA) A/D
; (OFFEC)
; (OFFEC)
; (OFFF0)
; (OFFF2)
; (OFFF4) Timer-1
; (OFFF6) Timer-0
; (OFFF8) Int.1
; (OFFFA) Int.0
; (OFFFC)
; (OFFFE) Reset
          DW
                  NOT_USED
                  NOT USED
          DW
                  NOT_USED
BIT_INT
WDT_INT
          DW
          DW
          DW
          DW
                  AD_INT
                  NOT_USED
          DW
          DW
                  NOT_USED
          DW
                  NOT_USED
          DW
                  NOT_USED
                  TMR1_INT
          DW
          DW
                  TMR0_INT
                  INT1
          DW
          DW
                  INT0
                  NOT_USED
          DW
                  RESET
         ORG
                  0F000H
RESET: DI
                                         ;Disable All Interrupts
                   #0
         LDX
RAM_CLR: LDA
                                         ;RAM Clear(!0000H->!007FH)
                   #0
          STA
                  {X}+
          CMPX
                  #080н
                  RAM_CLR
          BNE
                                        ;Stack Pointer Initialize
          L'DX
                   #07FH
          TXSP
          CALL
                  INITIAL
          LDM
                  RA, #0
                                         ;Normal Port A
                  RAIO,#1000_0010B ;Normal Port Direction
          LDM
          LDM
                                         ;Normal Port B
                  RB, #0
                  RBIO, #0000_0010B ; Normal Port Direction
          LDM
          LDM
                  PFDR,#0
                                        ;Enable Power Fail Detector
```



8.3 Data Memory

Figure 8-7 shows the internal Data Memory space available. Data Memory is divided into two groups, a user RAM (including Stack) and control registers.




Figure 8-7 Data Memory Map

User Memory

The HMS87C1X0XA has 128×8 bits for the user memory (RAM).

Control Registers

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/ counters, analog to digital converters and I/O ports. The control registers are in address range of $0CO_H$ to $0FF_H$.

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction.

Example; To write at CKCTLR

LDM CKCTLR, #09H; Divide ratio ÷16

Address	Symbol	R/W	RESET Value	Addressing mode
0C0H	RA	R/W	Undefined	byte, bit1
0C1H	RAIO	W	0000_0000	byte ²
0C2H	RB	R/W	Undefined	byte, bit
0C3H	RBIO	W	0000_0000	byte
0C4H	RC	R/W	Undefined	byte, bit
0C5H	RCIO	W	00	byte
0C6H	RD	R/W	Undefined	byte, bit
0C7H	RDIO	W	0000	byte
0CAH	RAFUNC	W	0000_0000	byte
0CBH	RBFUNC	W	0000_0000	byte
0CCH	PUPSEL	W	0000	byte
0D0H	TM0	R/W	00_0000	byte, bit
0D1H	T0	R	0000_0000	byte
0D1H	TDR0	W	1111_1111	byte
0D1H	CDR0	R	0000_0000	byte
0D2H	TM1	R/W	0000_0000	byte, bit
0D3H	TDR1	W	1111_1111	byte
0D3H	T1PPR	W	1111_1111	byte
0D4H	T1	R	0000_0000	byte
0D4H	CDR1	R	0000_0000	byte
0D4H	T1PDR	R/W	0000_0000	byte, bit
0D5H	PWM0HR	W	0000	byte
0DEH	BUR	W	1111_1111	byte
0E2H	IENH	R/W	0000	byte, bit
0E3H	IENL	R/W	000	byte, bit
0E4H	IRQH	R/W	0000	byte, bit
0E5H	IRQL	R/W	000	byte, bit
0E6H	IEDS	R/W	0000	byte, bit
0EAH	ADCM	R/W	00_0001	byte, bit
0EBH	ADCR	R	Undefined	byte
0ECH	BITR	R	0000_0000	byte
0ECH	CKCTLR	W	-001_0111	byte
0EDH	WDTR	R	0000_0000	byte
0EDH	WDTR	W	0111_1111	byte
0EFH	PFDR	R/W	0100	byte, bit

Table 8-1 Control Registers

- 1. "byte, bit" means that register can be addressed by not only bit but byte manipulation instruction.
- "byte" means that register can be addressed by only byte manipulation instruction. On the other hand, do not use any read-modify-write instruction such as bit manipulation for clearing bit.



Note: Several names are given at same address. Refer to below table.

	,	When read	When write		
Addr.	Timer Mode	Capture Mode	PWM Mode	Timer Mode	PWM Mode
D1H	T0	CDR0	-	TDR0	-
D3H		_	TDR1	T1PPR	
D4H	T1 CDR1		T1PDR	-	T1PDR
ECH		BITR	CKC	TLR	

Table 8-2 Various Register Name in Same Address

Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save.



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
C0H	RA	RA Port Data Register								
C1H	RAIO	RA Port Direction Register								
C2H	RB	RB Port Da	RB Port Data Register							
СЗН	RBIO	RB Port Di	rection Regis	ster						
C4H	RC	RC Port Da	ata Register							
C5H	RCIO	RC Port Di	rection Regis	ster						
C6H	RD	RD Port Da	ata Register							
C7H	RDIO	RD Port Di	rection Regis	ster						
CAH	RAFUNC	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	
СВН	RBFUNC	TMR2OV	EC1I	PWM10	PWM0O	INT1I	INT0I	BUZO	AVREFS	
CCH	PUPSEL	-	-	-	-	PUPSEL3	PUPSEL2	PUPSEL1	PUPSEL0	
D0H	TM0	-	-	CAP0	T0CK2	T0CK1	T0CK0	T0CN	T0ST	
D1H	T0/TDR0/ CDR0	Timer0 Reg	Timer0 Register / Timer0 Data Register / Capture0 Data Register							
D2H	TM1	POL	16BIT	PWM0E	CAP1	T1CK1	T1CK0	T1CN	T1ST	
D3H	TDR1/ T1PPR	Timer1 Dat	Timer1 Data Register / PWM0 Period Register							
D4H	T1/CDR1/ T1PDR	Timer1 Reg	Timer1 Register / Capture1 Data Register / PWM0 Duty Register							
D5H	PWM0HR	PWM0 High	h Register							
DEH	BUR	BUCK1	BUCK0	BUR5	BUR4	BUR3	BUR2	BUR1	BUR0	
E2H	IENH	INT0E	INT1E	T0E	T1E	-	-	-	-	
E3H	IENL	ADE	WDTE	BITE	-	-	-	-	-	
E4H	IRQH	INT0IF	INT1IF	TOIF	T1IF	-	-	-	-	
E5H	IRQL	ADIF	WDTIF	BITIF	-	-	-	-	-	
E6H	IEDS	-	-	-	-	IED1H	IED1L	IED0H	IED0L	
EAH	ADCM	-	-	ADEN	ADS2	ADS1	ADS0	ADST	ADSF	
EBH	ADCR	ADC Result Data Register								
ECH	BITR ¹	Basic Interval Timer Data Register								
ECH	CKCTLR ¹	-	WAKEUP	RCWDT	WDTON	BTCL	BTS2	BTS1	BTS0	
EDH	WDTR	WDTCL 7-bit Watchdog Counter Register								
EFH	PFDR ²	PFDOPR PFDIS PFDM PFDS						PFDS		

Table 8-3 Control Registers of HMS87C1X0XA

These registers of shaded area can not be accessed by bit manipulation instruction as "SET1, CLR1", but should be accessed by register operation instruction as "LDM dp,#imm".

^{1.} The register BITR and CKCTLR are located at same address. Address ECH is read as BITR, written to CKCTLR.

^{2.} The register PFDR only be implemented on devices, not on In-circuit Emulator.



8.4 Addressing Mode

The HMS87C1X0XA uses six addressing modes;

- · Register addressing
- · Immediate addressing
- · Direct page addressing
- Absolute addressing
- Indexed addressing
- · Register-indirect addressing

(1) Register Addressing


Register addressing accesses the A, X, Y, C and PSW.

(2) Immediate Addressing → #imm


In this mode, second byte (operand) is accessed as a data immediately.

Example:

0435 ADC #35H



E45535 LDM 35H, #55H




(3) Direct Page Addressing → dp

In this mode, a address is specified within direct page.

Example;

C535 LDA 35H ;A ←RAM[35H]



(4) Absolute Addressing → !abs


Absolute addressing sets corresponding memory data to Data, i.e. second byte(Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.

With 3 bytes command, it is possible to access to whole memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

Example;

0735F0 ADC !0F035H ;A ←ROM[0F035H]






The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address 0135_H.

983500 INC !0035H ;A $\leftarrow RAM[035H]$




(5) Indexed Addressing

X indexed direct page (no offset) \rightarrow {X}

In this mode, a address is specified by the X register. ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA Example; $X=15_{\rm H}$

D4 LDA $\{X\}$; ACC \leftarrow RAM[X].




X indexed direct page, auto increment \rightarrow {X}+

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; X=35_H

DB LDA $\{X\}$ +




X indexed direct page (8 bit offset) → dp+X

This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; X=015_H

C645 LDA 45H+X





Y indexed direct page (8 bit offset) → dp+Y

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.


This is same with above (2). Use Y register instead of X.

Y indexed absolute →!abs+Y

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; Y=55_H

D500FA LDA !OFA00H+Y



(6) Indirect Addressing


Direct page indirect → [dp]

Assigns data address to use for accomplishing command which sets memory data(or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL

Example;

3F35 JMP [35H]




X indexed indirect \rightarrow [dp+X]

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; X=10_H

1625 ADC [25H+X]






Y indexed indirect → [dp]+Y

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; Y=10_H

1725 ADC [25H]+Y




Absolute indirect → [!abs]

The program jumps to address specified by 16-bit absolute address.

JMP

Example;

1F25F0 JMP [!0F025H]





9. I/O PORTS

The HMS87C1X0XA has four ports, RA, RB, RC and RD. These ports pins may be multiplexed with an alternate function for the peripheral features on the device. In general, when a initial reset state, all ports are used as a general purpose input port.

All pins have data direction registers which can set these ports as output or input. An "1" in the port direction register defines the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify as an input pin. For example, to use the even numbered bit of RA as output ports and the odd numbered bits as input ports, write "55 $_{\rm H}$ " to address C1 $_{\rm H}$ (RA direction register) during initial setting as shown in Figure 9-1.

9.1 RA and RAIO registers

RA is an 8-bit bidirectional I/O port (address $C0_H$). Each port can be set individually as input and output through the RAIO register (address $C1_H$).

RA1~RA7 ports are multiplexed with Analog Input Port (AN1~AN7) and RA0 port is multiplexed with Event Counter Input Port (EC0).




Figure 9-2 Registers of Port RA

The control register RAFUNC (address CAH) controls to

Reading data register reads the status of the pins whereas writing to it will write to the port latch.




Figure 9-1 Example of port I/O assignment

select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as Analog Input or External Event Counter Input, write "1" to the corresponding bit of RAFUNC.Regardless of the direction register RAIO, RAFUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features (RA0/EC0 is controlled by RB-FUNC)

PORT	RAFUNC.7~0	Description	
RA7/AN7	0	RA7 (Normal I/O Port)	
KA//AN/	1	AN7 (ADS2~0=111)	
DAC/ANG	0	RA6 (Normal I/O Port)	
RA6/AN6	1	AN6 (ADS2~0=110)	
DAE/ANE	0	RA5 (Normal I/O Port)	
RA5/AN5	1	AN5 (ADS2~0=101)	
D 4 4/4 N 4	0	RA4 (Normal I/O Port)	
RA4/AN4	1	AN4 (ADS2~0=100)	
DA2/AN2	0	RA3 (Normal I/O Port)	
RA3/AN3	1	AN3 (ADS2~0=011)	
DAG/ANG	0	RA2 (Normal I/O Port)	
RA2/AN2	1	AN2 (ADS2~0=010)	
DA4/AN4	0	RA1 (Normal I/O Port)	
RA1/AN1	1	AN1 (ADS2~0=001)	
DA0/F001		RA0 (Normal I/O Port)	
RA0/EC0 ¹		EC0 (T0CK2~0=111)	

This port is not an Analog Input port, but Event Counter clock source input port. EC0 is controlled by setting TOCK2~0 = 111. The bit RAFUNC.0 (ANSEL0) controls the RB0/AN0/AVref port (Refer to Port RB).



9.2 RB and RBIO registers

RB is a 5-bit bidirectional I/O port (address $C2_H$). Each pin can be set individually as input and output through the RBIO register (address $C3_H$). In addition, Port RB is multiplexed with various special features. The control register RBFUNC (address CB_H) controls to select alternate function. After reset, this value is "0", port may be used as general I/O ports. To select alternate function such as External interrupt or Timer compare output, write "1" to the corre-

sponding bit of RBFUNC.

Regardless of the direction register RBIO, RBFUNC is selected to use as alternate functions, port pin can be used as a corresponding alternate features.

And RB2/INT0, RB3/INT1 have a function of pull-up transistor by setting the PUPSEL0 and PUPSEL1 of PUPSEL register.




Figure 9-3 Registers of Port RB



PORT	RBFUNC.4~0	Description	
RB4/	0	RB4 (Normal I/O Port)	
PWM0/ COMP0	1	PWM0 Output / Timer1 Compare Output	
DD0/INT4	0	RB3 (Normal I/O Port)	
RB3/INT1	1	External Interrupt Input 1	
DD0/INTO	0	RB2 (Normal I/O Port)	
RB2/INT0	1	External Interrupt Input 0	
DD4/DL17	0	RB1 (Normal I/O Port)	
RB1/BUZ	1	Buzzer Output	
RB0/AN0/	01	RB0 (Normal I/O Port)/ AN0 (ANSEL0=1)	
AV _{REF}	1 ²	External Analog Reference Voltage	

^{1.} When ANSEL0 = "0", this port is defined for normal I/O port (RB0).

9.3 RC and RCIO registers

RC is a 2-bit bidirectional I/O port (address C4_H). Each pin can be set individually as input and output through the

RCIO register (address C5_H).




Figure 9-4 Registers of Port RC

When ANSEL0 = "1" and ADS2~0 = "000", this port can be used Analog Input Port (AN0).

When this bit set to "1", this port defined for AV_{REF}, so it can not be used Analog Input Port ANO and Normal I/O Port RBO.



9.4 RD and RDIO registers

RD is a 4-bit bidirectional I/O port (address $C6_H$). Each pin can be set individually as input and output through the RDIO register (address $C7_H$)

And RD0, RD1 have a function of pull-up transistor by setting the PUPSEL2 and PUPSEL3 of PUPSEL register.

Pull-up Selection Register RD Data Register ADDRESS: CCH ADDRESS: C6H **PUPSEL** RD RESET VALUE: ----0000 RESET VALUE: Undefined RD3 RD2 RD1 RD0 PUPSEL3 PUPSEL2 RD1 Pull-up 0 : No Pull-up INPUT / OUTPUT DATA RD0 Pull-up 0 : No Pull-up 1: With Pull-up **RD Direction Register** 1: With Pull-up ADDRESS : C7H RESET VALUE : -----0000 **RDIO DIRECTION SELECT** 0 : INPUT PORT 1 : OUTPUT PORT

Figure 9-5 Registers of Port RD



10. CLOCK GENERATOR

The clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and peripheral hardware. The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator connected to the

Xin and Xout pins. External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the Xin pin and open the Xout pin.




Figure 10-1 Block Diagram of Clock Pulse Generator

10.1 Oscillation Circuit

 X_{IN} and X_{OUT} are the input and output, respectively, a inverting amplifier which can be set for use as an on-chip oscillator, as shown in Figure 10-2.




Figure 10-2 Oscillator Connections

To drive the device from an external clock source, Xout should be left unconnected while Xin is driven as shown in Figure 10-3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate

values of external components.




Figure 10-3 External Clock Connections

Note: When using a system clock oscillator, carry out wiring in the broken line area in Figure 10-2 to prevent any effects from wiring capacities.

- Minimize the wiring length.
- Do not allow wiring to intersect with other signal conductors.
- Do not allow wiring to come near changing high current.
- Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground to any ground pattern where high current is present.
- Do not fetch signals from the oscillator.

In addition, the HMS87C1X0XA has an ability for the external RC oscillated operation. It offers additional cost savings for **timing insensitive applications**. The RC



oscillator frequency is a function of the supply voltage, the external resistor (R_{EXT}) and capacitor (C_{EXT}) values, and the operating temperature.

The user needs to take into account variation due to tolerance of external R and C components used.

Figure 10-4 shows how the RC combination is connected to the HMS87C1X0XA.




Figure 10-4 RC Oscillator Connections

External capacitor (CEXT) can be omitted for more cost

saving. However, the characteristics of external R only oscillation are more variable than external RC oscillation.




Figure 10-5 R Oscillator Connections

The oscillator frequency, divided by 4, is output from the Xout pin, and can be used for test purpose or to synchroze other logic.

To set the RC oscillation, it should be programmed RCOPT bit to "1" to CONFIG (707FH). (Refer to Section "20.1".)



11. BASIC INTERVAL TIMER

The HMS87C1X0XA has one 8-bit Basic Interval Timer that is free-run, can not stop. Block diagram is shown in Figure 11-1. The 8-bit Basic interval timer register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has divided ratio by 8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator frequency. As the count overflows from FF_H to 00_H, this overflow causes to generate the Basic interval timer interrupt. The BITF is interrupt request flag of Basic interval timer.

When write "1" to bit BTCL of CKCTLR, BITR register is cleared to "0" and restart to count-up. The bit BTCL becomes "0" after one machine cycle by hardware.

If the STOP instruction executed after writing "1" to bit WAKEUP of CKCTLR, it goes into the wake-up timer mode. In this mode, all of the block is halted except the oscillator, prescaler (only fxin÷2048) and Timer0.

If the STOP instruction executed after writing "1" to bit RCWDT of CKCTLR, it goes into the internal RC oscillated watchdog timer mode. In this mode, all of the block is halted except the internal RC oscillator, Basic Interval Timer and Watchdog Timer. More detail informations are explained in Power Saving Function. The bit WDTON decides Watchdog Timer or the normal 7-bit timer

Note: All control bits of Basic interval timer are in CKCTLR register which is located at same address of BITR (address EC_H). Address EC_H is read as BITR, written to CKCTLR. Therefore, the CKCTLR can not be accessed by bit manipulation instruction.




Figure 11-1 Block Diagram of Basic Interval Timer




Figure 11-2 CKCTLR: Clock Control Register



12. TIMER / COUNTER

The HMS87C1X0XA has two Timer/Counter registers. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and Timer 1 can be used either two 8-bit Timer/Counter or the one 16-bit Timer/Counter by combining them.

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 2 and most clock consists of 2048 oscillator periods, the count rate is 1/2 to 1/2048 of the oscillator frequency in Timer0. And Timer1 can use the same clock source too. In addition, Timer1 has more fast clock source (1/1 to 1/8).

In the "counter" function, the register is increased in response to a 0-to-1 (rising edge) transition at its corresponding external input pin, EC0(Timer 0).

Note: If changing the Timer value or starting again, it should be stop the timer clock firstly, and then set Timer register value.

Ex) LDM TM0,#00001100B LDM TDR,#7FH LDM TM0,#00010111B

In addition the "capture" function, the register is increased in response external interrupt same with timer function. When external interrupt edge input, the count register is captured into capture data register CDRx.

Timer1 is shared with "PWM" function and "Compare output" function

It has seven operating modes: "8-bit timer/counter", "16-bit timer/counter", "8-bit capture", "16-bit capture", "8-bit compare output", "16-bit compare output" and "10-bit PWM" which are selected by bit in Timer mode register TMx as shown in Figure 12-1 and Table 12-1.




Figure 12-1 Timer Mode Register (TM0, TM1)



16BIT	CAP0	CAP1	PWME	T0CK[2:0]	T1CK[1:0]	PWMO	TIMER 0	TIMER1
0	0	0	0	XXX	XX	0	8-bit Timer	8-bit Timer
0	0	1	0	111	XX	0	8-bit Event Counter	8-bit Capture
0	1	0	0	XXX	XX	1	8-bit Capture	8-bit Compare output
0	X ¹	0	1	XXX	XX	1	8-bit Timer/Counter	10-bit PWM
1	0	0	0	XXX	11	0	16-bit Timer	
1	0	0	0	111	11	0	16-bit Event Counter	
1	1	Х	0	XXX	11	0	16-bit Capture	
1	0	0	0	XXX	11	1	16-bit Compare output	

Table 12-1 Operating Modes of Timer 0 and Timer 1

12.1 8-bit Timer/Counter Mode

The HMS87C1X0XA has four 8-bit Timer/Counters, Timer 0 and Timer 1 as shown in Figure 12-2.

The "timer" or "counter" function is selected by mode registers TMx as shown in Figure 12-1 and Table 12-1. To use

as an 8-bit timer/counter mode, bit CAP0 of TM0 is cleared to "0" and bits 16BIT of TM1 should be cleared to "0"(Table 12-1).




Figure 12-2 8-bit Timer / Counter Mode

^{1.} X: The value "0" or "1" corresponding your operation.



These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 2, 4, 8, 32,128, 512, 2048 (selected by control bits T0CK2, T0CK1 and T0CK0 of register TM0) and 1, 2, 8 (selected by control bits T1CK1 and T1CK0 of register TM1). In the Timer 0, timer register T0 increases from 00_H until it matches TDR0 and then reset to 00_H . The match output of Timer 0 generates Timer 0 interrupt

(latched in T0F bit). As TDRx and Tx register are in same address, when reading it as a Tx, written to TDRx.

In counter function, the counter is increased every 0-to 1 (rising edge) transition of EC0 pin. In order to use counter function, the bit RA0 of the RA Direction Register RAIO is set to "0". The Timer 0 can be used as a counter by pin EC0 input, but Timer 1 can not.




Figure 12-3 Counting Example of Timer Data Registers




Figure 12-4 Timer Count Operation



12.2 16-bit Timer/Counter Mode

The Timer register is being run with 16 bits. A 16-bit timer/counter register T0, T1 are increased from 0000_H until it matches TDR0, TDR1 and then resets to 0000_H . The match output generates Timer 0 interrupt not Timer 1 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0SL0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to "1" respectively.




Figure 12-5 16-bit Timer / Counter Mode

12.3 8-bit Compare Output (16-bit)

The HMS87C1X0XA has a function of Timer Compare Output. To pulse out, the timer match can goes to port pin(COMP0) as shown in Figure 12-2 and Figure 12-5. Thus, pulse out is generated by the timer match. These operation is implemented to pin, RB4/COMP0/PWM.

This pin output the signal having a 50: 50 duty square

12.4 8-bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAP1 of timer mode register TM1 for Timer 1) as shown in Figure 12-6.

As mentioned above, not only Timer 0 but Timer 1 can also be used as a capture mode.

wave, and output frequency is same as below equation.

$$f_{COMP} = \frac{\text{Oscillation Frequency}}{2 \times \text{Prescaler Value} \times (TDR + 1)}$$

In this mode, the bit PWMO of RB function register (RB-FUNC) should be set to "1", and the bit PWME of timer1 mode register (TM1) should be set to "0".

In addition, 16-bit Compare output mode is available, also.

The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when timer register T0 (T1) increases and matches TDR0 (TDR1).



This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer.

For example, in Figure 12-8, the pulse width of captured signal is wider than the timer data value (FF_H) over 2 times. When external interrupt is occurred, the captured value (13_H) is more little than wanted value. It can be obtained correct value by counting the number of timer overflow occurrence.

Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register (T0,T1), to be captured into registers CDRx (CDR0, CDR1), respectively.

After captured, Timer x register is cleared and restarts by hardware.

It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS (Refer to External interrupt section). In addition, the transition at INTx pin generate an interrupt.

Note: The CDRx, TDRx and Tx are in same address. In the capture mode, reading operation is read the CDRx, not Tx because path is opened to the CDRx, and TDRx is only for writing operation.




Figure 12-6 8-bit Capture Mode






Figure 12-7 Input Capture Operation




Figure 12-8 Excess Timer Overflow in Capture Mode



12.5 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the Timer register is being run will 16 bits.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0CK0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1 should be set to "1" respectively.




Figure 12-9 16-bit Capture Mode

12.6 PWM Mode

The HMS87C1X0XA has a high speed PWM (Pulse Width Modulation) functions which shared with Timer1.

In PWM mode, pin RB4/COMP0/PWM0 outputs up to a 10-bit resolution PWM output. This pin should be configure as a PWM output by setting "1" bit PWM0O in RB-FUNC register.

The period of the PWM output is determined by the T1PPR (PWM0 Period Register) and PWM0HR[3:2] (bit3,2 of PWM0 High Register) and the duty of the PWM output is determined by the T1PDR (PWM0 Duty Register) and PWM0HR[1:0] (bit1,0 of PWM0 High Register).

The user writes the lower 8-bit period value to the T1PPR and the higher 2-bit period value to the PWM0HR[3:2].

And writes duty value to the T1PDR and the PWM0HR[1:0] same way.

The T1PDR is configure as a double buffering for glitchless PWM output. In Figure 12-10, the duty data is transferred from the master to the slave when the period data matched to the counted value. (i.e. at the beginning of next duty cycle)

PWM Period = [PWM0HR[3:2]T1PPR] X Source Clock PWM Duty = [PWM0HR[1:0]T1PDR] X Source Clock

The relation of frequency and resolution is in inverse proportion. Table 12-2 shows the relation of PWM frequency vs. resolution.



If it needed more higher frequency of PWM, it should be reduced resolution.

	Frequency				
Resolution	T1CK[1:0] = 00(125nS)	T1CK[1:0] = 01(250nS)	T1CK[1:0] = 10(1uS)		
10-bit	7.8KHz	3.9KHz	0.98KHZ		
9-bit	15.6KHz	7.8KHz	1.95KHz		
8-bit	31.2KHz	15.6KHz	3.90KHz		
7-bit	62.5KHz	31.2KHz	7.81KHz		

Table 12-2 PWM Frequency vs. Resolution at 8MHz

The bit POL of TM1 decides the polarity of duty cycle.

If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to " 00_H ", the PWM output is determined by the bit POL (1: Low, 0: High).

It can be changed duty value when the PWM output. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as Figure 12-12. As it were, the absolute duty time is not changed in varying frequency. But the changed period value must greater than the duty value.

Note: If changing the Timer1 to PWM function, it should be stop the timer clock firstly, and then set period and duty register value. If user writes register values while timer is in operation, these register could be set with certain values.

Ex) LDM TM1,#00H LDM T1PPR,#00H LDM T1PDR,#00H LDM PWM0HR,#00H LDM RBFUNC,#0001_1100B LDM TM1,#1010_1011B




Figure 12-10 PWM Mode






Figure 12-11 Example of PWM at 8MHz




Figure 12-12 Example of Changing the Period in Absolute Duty Cycle (@8MHz)



13. BUZZER OUTPUT FUNCTION

The buzzer driver consists of 6-bit binary counter, the buzzer register BUR and the clock selector. It generates square-wave which is very wide range frequency (480 Hz~250 KHz at $f_{\rm XIN}=4$ MHz) by user programmable counter.

Pin RB1 is assigned for output port of Buzzer driver by setting the bit BUZO of RBFUNC to "1".

The 6-bit buzzer counter is cleared and start the counting by writing signal to the register BUR. It is increased from 00H until it matches 6-bit register BUR. Also, it is cleared by counter overflow and count up to output the square wave pulse of duty 50%.

The bit 0 to 5 of BUR determines output frequency for buzzer driving. Frequency calculation is following as shown below.

$$f_{BUZ}(Hz) = \frac{\text{Oscillator Frequency}}{2 \times \text{Prescaler Ratio} \times (BUR + 1)}$$

The bits BUCK1, BUCK0 of BUR selects the source clock from prescaler output.




Figure 13-1 Buzzer Driver



14. ANALOG TO DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8-bit digital value. The A/D module has eight analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

The analog reference voltage is selected to V_{DD} or AV_{REF} by setting of the bit AVREFS in RBFUNC register. If external analog reference AV_{REF} is selected, the bit ANSELO should not be set to "1", because this pin is used to an analog reference of A/D converter.

The A/D module has two registers which are the control register ADCM and A/D result register ADCR. The ADCM register, shown in Figure 14-2, controls the operation of the A/D converter module. The port pins can be configure as analog inputs or digital I/O.

To use analog inputs, each port is assigned analog input port by setting the bit ANSEL[7:0] in RAFUNC register. And selected the corresponding channel to be converted by setting ADS[2:0].

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADCR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCR, the A/D conversion status bit ADSF is set to "1", and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 14-1. The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 10 uS (at f_{XIN}=8 MHz).




Figure 14-1 A/D Converter Block Diagram






Figure 14-2 A/D Converter Registers




Figure 14-3 A/D Converter Operation Flow

A/D Converter Cautions

(1) Input range of AN0 to AN7

The input voltage of AN0 to AN7 should be within the specification range. In particular, if a voltage above V_{DD} (or AV_{REF}) or below Vss is input (even if within the absolute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.

(2) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on pins AV_{REF} (or V_{DD}) and AN0 to AN7. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 14-4 in order to reduce noise




Figure 14-4 Analog Input Pin Connecting Capacitor



(3) Pins AN0/RB0 and AN1/RA1 to AN7/RA7

The analog input pins AN0 to AN7 also function as input/output port (PORT RA and RB0) pins. When A/D conversion is performed with any of pins AN0 to AN7 selected, be sure not to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling

noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(4) AV_{REF} pin input impedance

A series resistor string of approximately $10K\Omega$ is connected between the AV_{REF} pin and the Vss pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AV_{REF} pin and the Vss pin, and there will be a large reference voltage error.



15. INTERRUPTS

The HMS87C1X0XA interrupt circuits consist of Interrupt enable register (IENH, IENL), Interrupt request flags of IRQH, IRQL, Interrupt Edge Selection Register (IEDS), priority circuit and Master enable flag("I" flag of PSW). The configuration of interrupt circuit is shown in Figure 15-1 and Interrupt priority is shown in Table 15-1.

The External Interrupts INTO and INT1 can each be transition-activated (1-to-0, 0-to-1 and both transition).

The flags that actually generate these interrupts are bit INT0IF and INT1IF in Register IRQH. When an external interrupt is generated, the flag that generated it is cleared

by the hardware when the service routine is vectored to only if the interrupt was transition-activated.

The Timer 0 and Timer 1 Interrupts are generated by T0IF and T1IF, which are set by a match in their respective timer/counter register. The AD converter Interrupt is generated by ADIF which is set by finishing the analog to digital conversion. The Watch dog timer Interrupt is generated by WDTIF which set by a match in Watch dog timer register (when the bit WDTON is set to "0"). The Basic Interval Timer Interrupt is generated by BITIF which is set by a overflowing of the Basic Interval Timer Register(BITR).




Figure 15-1 Block Diagram of Interrupt Function



The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW), the interrupt enable register (IENH, IENL) and the interrupt request flags (in IRQH, IRQL) except Power-on reset and software BRK interrupt.

Interrupt enable registers are shown in Figure 15-2. These registers are composed of interrupt enable flags of each interrupt source, these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once.

Reset/Interrupt S	Symbol	Dalasites	
=	, y i i i i i i	Priority	Vector Addr.
External Interrupt 0 IN External Interrupt 1 IN Timer 0 Timer 1 A/D Converter A	RESET NT0 NT1 imer 0 imer 1 /D C	1 2 3 4 5	FFFE _H FFFA _H FFF8 _H FFF6 _H FFF4 _H FFEA _H
	VDT SIT	6 7	FFE8 _H
		•	• • •

Table 15-1 Interrupt Priority




Figure 15-2 Interrupt Enable Registers and Interrupt Request Registers

When an interrupt is occurred, the I-flag is cleared and disable any further interrupt, the return address and PSW are pushed into the stack and the PC is vectored to. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt request flag bits.

The interrupt request flag bit(s) must be cleared by software before re-enabling interrupts to avoid recursive interrupts. The Interrupt Request flags are able to be read and written.



15.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 f_{OSC} (2 μs at f_{XIN} =4MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

Interrupt acceptance

1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.

- Interrupt request flag for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- 5. The instruction stored at the entry address of the interrupt service program is executed.





Figure 15-3 Timing chart of Interrupt Acceptance and Interrupt Return Instruction



Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.




The following method is used to save/restore the general-purpose registers.

Example: Register save using push and pop instructions

INTxx:	PUSH A PUSH X PUSH Y		;SAVE ACC. ;SAVE X REG. ;SAVE Y REG.
	interrupt processing		
	POP POP POP RETI	Y X A	;RESTORE Y REG. ;RESTORE X REG. ;RESTORE ACC. ;RETURN

General purpose register save/restore using push and pop instructions;



BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in Figure 15-4.




Figure 15-4 Execution of BRK/TCALL0

Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced.

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.




Figure 15-5 Execution of Multi Interrupt

Example: Even though Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.

```
TIMER1:
          PUSH
          PUSH
          PUSH
                  IENH,#80H
                                ; Enable INT0 only
          LDM
          LDM
                  IENL,#0
                                ; Disable other
          ΕI
                                ; Enable Interrupt
          :
          LDM
                  IENH, #0F0H
                                ; Enable all interrupts
                  IENL,#0E0H
          LDM
          POP
                  Υ
          POP
                  Χ
          POP
                  Α
          RETI
```



15.2 External Interrupt

The external interrupt on INT0 and INT1 pins are edge triggered depending on the edge selection register IEDS (address 0E6_H) as shown in Figure 15-6.

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.





Figure 15-6 External Interrupt Block Diagram

Example: To use as an INT0 and INT1

:
; ***** Set port as an input port RB2



Response Time

The INTO and INT1 edge are latched into INTOIF and INT1IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

Figure 15-7 shows interrupt response timings.




Figure 15-7 Interrupt Response Timing Diagram



16. WATCHDOG TIMER

The purpose of the watchdog timer is to detect the malfunction (runaway) of program due to external noise or other causes and return the operation to the normal condition. The watchdog timer has two types of clock source.

The first type is an on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the external oscillator of the Xin pin. But the internal RC oscillated clock source should be activated by execution of STOP instruction. It means that the watchdog timer can not run even if the clock on the Xin pin of the device has been stopped, for example, by entering the STOP mode.

The other type is a prescaled system clock.

The watchdog timer consists of 7-bit binary counter and the watchdog timer data register. The source clock of WDT is overflow of Basic Interval Timer. When the value of 7-bit binary counter is equal to the lower 7 bits of WDTR, the interrupt request flag is generated. This can be used as WDT interrupt or CPU reset signal in accordance with the bit WDTON .

Note: Because the watchdog timer counter is enabled after clearing Basic Interval Timer and setting the Watchdog Timer Register, maximum error of timer is depend on prescaler ratio of Basic Interval Timer.

The 7-bit binary counter is cleared by setting WDTCL(bit7 of WDTR) and the WDTCL is cleared automatically after 1 machine cycle.

The RC oscillated watchdog timer is activated by setting the bit RCWDT of CKCTLR and executing the STOP instruction as shown below.

```
:
LDM CKCTLR, #3FH ; enable the RC-osc WDT
LDM WDTR, #0FFH ; set the WDT period
STOP
NOP
NOP
, RC-osc WDT running
```

The RC oscillation period is variable according to the temperature, V_{DD} and process variations from part to part (approximately, 120~180uS at 5V). The following equation shows the RC oscillated watchdog timer time-out.

$$T_{RCWDT}$$
= $CLK_{RC} \times 2^8 \times [WDTR.6 \sim 0] + (CLK_{RC} \times 2^8)/2$
where, $CLK_{RC} = 120 \sim 180 uS$

In addition, this watchdog timer can be used as a simple 7-bit timer by interrupt WDTIF. The interval of watchdog timer interrupt is decided by Basic Interval Timer. Interval equation is as below.

 $T_{WDT} = [WDTR.6 \sim 0] \times Interval \ of \ BIT$




Figure 16-1 Block Diagram of Watchdog Timer



17. POWER SAVING MODE

For applications where power consumption is a critical factor, device provides three kinds of power saving functions, STOP mode, Wake-up Timer mode and internal RC-oscillated watchdog timer mode.

The power saving function is activated by execution of STOP instruction after setting the corresponding bit (WAKEUP, RCWDT) of CKCTLR.

Table 17-1 shows the status of each Power Saving Mode

Note: Before executing STOP instruction, clear all interrupt request flag. Because if the interrupt request flag is set before STOP instruction, the MCU runs as if it doesn't perform STOP instruction, even though the STOP instruction is completed. So insert two lines to clear all interrupt request flags (IRQH, IRQL) before STOP instruction as shown each example.

Peripheral	STOP	Wake-up Timer	Internal RC-WDT
RAM	Retain	Retain	Retain
Control Registers	ntrol Registers Retain Retai		Retain
I/O Ports	Retain	Retain	Retain
CPU	Stop	Stop	Stop
Timer0	Stop	Operation	Stop
Oscillation	Stop	Oscillation	Stop
Prescaler	Stop	÷ 2048 only	Stop
Internal RC oscillator	Stop	Stop	Oscillation
Entering Condition CKCTLR[6,5]	00	1X	01
Power Saving Release Source	RESET, INTO, INT1	RESET, INT0, INT1, Timer0	RESET, INTO, INT1, RC-WDT

Table 17-1 Power Saving Mode

17.1 Stop Mode

In the Stop mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers. Oscillator stops and the systems internal operations are all held up.

- The states of the RAM, registers, and latches valid immediately before the system is put in the STOP state are all held.
- The program counter stop the address of the instruction to be executed after the instruction "STOP" which starts the STOP operating mode.

The Stop mode is activated by execution of STOP instruction after setting the bit WAKEUP and RCWDT of CKCTLR to "00". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

In the Stop mode of operation, V_{DD} can be reduced to minimize power consumption. Care must be taken, however,

to ensure that V_{DD} is not reduced before the Stop mode is invoked, and that V_{DD} is restored to its normal operating level, before the Stop mode is terminated.

The reset should not be activated before V_{DD} is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.

Note: After STOP instruction, at least two or more NOP instruction should be written

```
LDM CKCTLR,#0000_1110B
LDM IRQH,#0
LDM IRQL,#0
STOP
NOP
```

In the STOP operation, the dissipation of the power associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current



flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}), however, when the input level gets higher than the power voltage level (by approximately 0.3 to 0.5V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring to fix the level by pull-up or other means.

Release the STOP mode

The exit from STOP mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values

After releasing STOP mode, instruction execution is divided into two ways by I-flag(bit2 of PSW).

If I-flag = 1, the normal interrupt response takes place. If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine. (refer to Figure 17-1)

When exit from Stop mode by external interrupt, enough oscillation stabilization time is required to normal operation. Figure 17-2 shows the timing diagram. When release the Stop mode, the Basic interval timer is activated on wake-up. It is increased from 00_H until FF $_H$. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized.

By reset, exit from Stop mode is shown in Figure 17-3.

Minimizing Current Consumption in Stop Mode

The Stop mode is designed to reduce power consumption. To minimize the current consumption during Stop mode,

the user should turn-off output drivers that are sourcing or sinking current, if it is practical. Weak pull-ups on port pins should be turned off, if possible. All inputs should be either as V_{SS} or at V_{DD} (or as close to rail as possible).

An intermediate voltage on an input pin causes the input buffer to draw a significant amount of current.




Figure 17-1 STOP Releasing Flow by Interrupts




Figure 17-2 Timing of STOP Mode Release by External Interrupt






Figure 17-3 Timing of STOP Mode Release by RESET

17.2 Wake-up Timer Mode

In the Wake-up Timer mode, the on-chip oscillator is not stopped. Except the Prescaler (only 2048 divided ratio) and Timer0, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Wake-up Timer mode is activated by execution of STOP instruction after setting the bit WAKEUP of CKCTLR to "1". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

```
Note: After STOP instruction, at least two or more NOP instruction should be written

Ex) LDM TDRO, #0FFH

LDM TMO, #0001 1011B
```

```
LDM CKCTLR,#0100_1110B
LDM IRQH,#0
LDM IRQL,#0
STOP
NOP
```

NOP

In addition, the clock source of timer0 should be selected to 2048 divided ratio. Otherwise, the wake-up function can not work. And the timer0 can be operated as 16-bit timer with timer1 (refer to timer function). The period of wake-up function is varied by setting the timer data register 0, TDR0.

Release the Wake-up Timer mode

The exit from Wake-up Timer mode is hardware reset, Timer0 overflow or external interrupt. Reset re-defines all the Control registers but does not change the on-chip RAM. External interrupts and Timer0 overflow allow both on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine (refer to Figure 17-1).

When exit from Wake-up Timer mode by external interrupt or timer0 overflow, the oscillation stabilization time is not required to normal operation. Because this mode do not stop the on-chip oscillator shown as Figure 17-4.




Figure 17-4 Wake-up Timer Mode Releasing by External Interrupt or Timer0 Interrupt



17.3 Internal RC-Oscillated Watchdog Timer Mode

In the Internal RC-Oscillated Watchdog Timer mode, the on-chip oscillator is stopped. But internal RC oscillation circuit is oscillated in this mode. The on-chip RAM and Control registers are held. The port pins out the values held by their respective port data register, port direction registers.

The Internal RC-Oscillated Watchdog Timer mode is activated by execution of STOP instruction after setting the bit WAKEUP and RCWDT of CKCTLR to "01". (This register should be written by byte operation. If this register is set by bit manipulation instruction, for example "set1" or "clr1" instruction, it may be undesired operation)

Note: After STOP instruction, at least two or more NOP instruction should be written

```
Ex) LDM WDTR,#1111_1111B

LDM CKCTLR,#0010_1110B

LDM IRQH,#0

STOP

NOP

NOP
```

Release the Internal RC-Oscillated Watchdog Timer mode

The exit from Internal RC-Oscillated Watchdog Timer mode is hardware reset or external interrupt. Reset re-defines all the Control registers but does not change the onchip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

If I-flag = 1, the normal interrupt response takes place. In this case, if the bit WDTON of CKCTLR is set to "0" and the bit WDTE of IENH is set to "1", the device will execute the watchdog timer interrupt service routine. (Figure 17-5) However, if the bit WDTON of CKCTLR is set to "1", the device will generate the internal RESET signal and execute the reset processing. (Figure 17-6)

If I-flag = 0, the chip will resume execution starting with the instruction following the STOP instruction. It will not vector to interrupt service routine (refer to Figure 17-1).

When exit from Internal RC-Oscillated Watchdog Timer mode by external interrupt, the oscillation stabilization time is required for normal operation. Figure 17-5 shows the timing diagram. When release the Internal RC-Oscillated Watchdog Timer mode, the basic interval timer is activated on wake-up. It is increased from 00_H until FF $_H$. The count overflow is set to start normal operation. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). This guarantees that oscillator has started and stabilized.

By reset, exit from internal RC-Oscillated Watchdog Timer mode is shown in Figure 17-6.




Figure 17-5 Internal RCWDT Mode Releasing by External Interrupt or WDT Interrupt






Figure 17-6 Internal RCWDT Mode Releasing by RESET

17.4 Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.

Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}); however, when the input level becomes higher than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.


It should be set properly that current flow through port doesn't exist.

First conseider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow

But input voltage level should be V_{SS} or V_{DD} . Be careful that if unspecified voltage, i.e. if uncertain voltage level (not V_{SS} or V_{DD}) is applied to input pin, there can be little current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.









Figure 17-7 Application Example of Unused Input Port






Figure 17-8 Application Example of Unused Output Port



18. RESET

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, while the oscillator running. After reset, 64ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in Figure 18-1.

Internal RAM is not affected by reset. When V_{DD} is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before reading or testing it.

Initial state of each register is shown as Table 8-1.




Figure 18-1 Timing Diagram after RESET

• Power-On Reset (POR)

The HMS87C130XA incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the \overline{RESET} pin to V_{DD} and setting the POREN bit of CONFIG register (refer to Figure 20-1).

A Power-on Reset pulse is generated on-chip when V_{DD} rise is detected approximately 1V. To take an advantage of the Power-on Reset, just tie the \overline{RESET} pin directly (or through the resistor) to V_{DD} .




Figure 18-2 Time-out Sequence On Power-up (RESET Tied To VDD): Fast VDD Rise Time

A power-up example where \overline{RESET} is not tied to V_{DD} is shown in Figure 18-2. V_{DD} is allowed to rise and stabilize before bringing \overline{RESET} high. The chip will actually come out of reset and start the Basic Interval Timer after \overline{RESET} goes high.

In Figure 18-3, the on-chip Power-On Reset feature is being used (\overline{RESET} and V_{DD} are tied together). The V_{DD} is stable before the Basic interval timer times out and there is no problem in getting a proper reset. However, Figure 18-4 depicts a problem situation where V_{DD} rises too slowly.



The time between when the Basic interval timer senses a high on the \overline{RESET} pin, and when the \overline{RESET} pin (and V_{DD}) actually reach their full value, is too long. In this situation, when the Basic interval timer times out, V_{DD} has not reached the V_{DD} (min) value and the chip is, therefore, not guaranteed to function correctly. For such situations, we recommend that external R circuits be used to achieve longer POR delay times (Figure 18-5). The POR circuit

does not produce an internal reset when VDD declines

Note: When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be meet to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met..




Figure 18-3 Time-out Sequence On Power-up (RESET Tied To VDD): Fast VDD Rise Time





Figure 18-4 TIME-OUT SEQUENCE ON POWER-UP (RESET TIED TO VDD): SLOW VDD RISE TIME



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device electrical specification.
- R1 = 100Ω to $1k\Omega$ will limit any current flowing into RESET from external capacitor C in the event of RESET pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

Figure 18-5 EXTERNAL POWERON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



19. POWER FAIL PROCESSOR

The HMS87C1X0XA has an on-chip power fail detection circuitry to immunize against power noise. A Power Fail Detector Register, PFDR can enable (if clear/programmed) or disable (if set) the Power fail Detect circuitry. If V_{DD} falls below 2.4~2.6V(or 1.6~1.8V) range for longer than 50 nS, the Power fail situation may reset MCU or halt the system clock according to PFS bit of PFDR. And power fail detect level is selectable by programming the bit PFDLEVEL of CONFIG register when program the OTP.

As below PFDR register is not implemented on the in-circuit emulator, user can not experiment with it. Therefore, after final development of user program, this function may be experimented.

Note: Power fail detect level is decided by setting the bit PFDLEVEL of CONFIG register (refer to Figure 20-1






Figure 19-1 Power Fail Detector










Figure 19-3 Power Fail Processor Situations



20. OTP PROGRAMMING

The HMS87C130XA is one-time PROM(OTP) microcontroller with 4 K/2 K bytes electrically programmable read only memory.

To programming the OTP device, user must use the universal programmer which is support Hynix microcontrollers.

20.1 DEVICE CONFIGURATION AREA

The Device Configuration Area can be programmed or left unprogrammed to select device configuration such as security bit, power on reset, RC-oscillation, PFD level select and open drain port selection .

This area is not accessible during normal execution but is readable and writable during program / verify.




Figure 20-1 Device Configuration Area






Figure 20-2 Pin Assignment (HMS1304/2A)

Dia Na	User Mode		EPROM MODE					
Pin No.	Pin Name	Pin Name	Desc	ription				
1	RA4 (AN4)	A_D4		A12	A4	D4		
2	RA5 (AN5)	A_D5	Address Input	A13	A5	D5		
3	RA6 (AN6)	A_D6	Data Input/Output	A14	A6	D6		
4	RA7 (AN7)	A_D7		A15	A7	D7		
5	V_{DD}	V _{DD}	Connect to V _{DD} (6.0V)					
6	RD0	CTL0						
7	RD1	CTL1	Read/Write Control Address/Data Control					
8	RBB0/AN0/AVref	CTL2	Address/Data Control					
9~14	RB1~4, RD2~3	V _{DD}	Connect to V _{DD} (6.0V)					
15	X _{IN}	EPROM Enable	High Active, Latch Address in fal	alling edge				
16	X _{OUT}	NC	No connection					
17	RESET	V _{PP}	Programming Power (0V, 12.75\	/)				
18	V _{SS}	V _{SS}	Connect to V _{SS} (0V)					
19,20	RC0, 1	V _{DD}	Connect to V _{DD} (6.0V)					
21	RA0 (EC0)	A_D0		A8	A0	D0		
22	RA1 (AN1)	A_D1	Address Input	A9	A1	D1		
23	RA2 (AN2)	A_D2	Data Input/Output	A10	A2	D2		
24	RA3 (AN3)	A_D3		A11	А3	D3		

Table 20-1 Pin Description in EPROM Mode (HMS1304/2A)






Figure 20-3 Pin Assignment (HMS1204/2A)

Dia Na	User Mode		EPROM MODE			
Pin No.	Pin Name	Pin Name	Desc	ription		
1	RA4 (AN4)	A_D4		A12	A4	D4
2	RA5 (AN5)	A_D5	Address Input	A13	A5	D5
3	RA6 (AN6)	A_D6	Data Input/Output	A14	A6	D6
4	RA7 (AN7)	A_D7		A15	A7	D7
5	V _{DD}	V _{DD}	Connect to V _{DD} (6.0V)			
6	RB0/AN0/AVref	CTL0				
7	RB1/BUZ	CTL1	Read/Write Control Address/Data Control			
8	RB2/INT0	CTL2	Address/Data Control			
9,10	RB3~4	V _{DD}	Connect to V _{DD} (6.0V)			
11	X _{IN}	EPROM Enable	High Active, Latch Address in fal	lling edge		
12	X _{OUT}	NC	No connection			
13	RESET	V _{PP}	Programming Power (0V, 12.75\	/)		
14	V _{SS}	V _{SS}	Connect to V _{SS} (0V)			
15,16	RC0, 1	V _{DD}	Connect to V _{DD} (6.0V)			
17	RA0 (EC0)	A_D0		A8	A0	D0
18	RA1 (AN1)	A_D1	Address Input	A9	A1	D1
19	RA2 (AN2)	A_D2	Data Input/Output	A10	A2	D2
20	RA3 (AN3)	A_D3		A11	А3	D3

Table 20-2 Pin Description in EPROM Mode (HMS1204/2A)






Figure 20-4 Pin Assignment (HMS1104/2A)

D'. N.	User Mode		EPROM MODE			
Pin No.	Pin Name	Pin Name	Desc	ription		
1	RA4 (AN4)	A_D4		A12	A4	D4
2	RA5 (AN5)	A_D5	Address Input	A13	A5	D5
3	RA6 (AN6)	A_D6	Data Input/Output	A14	A6	D6
4	RA7 (AN7)	A_D7		A15	A7	D7
5	V _{DD}	V _{DD}	Connect to V _{DD} (6.0V)			
6	RB0/AN0/AVref	CTL0				
7	RB2/INT0	CTL1	Read/Write Control Address/Data Control			
8	RB4/PWM/COMP	CTL2	Address/Data Control			
9	X _{IN}	EPROM Enable	High Active, Latch Address in fal			
10	X _{OUT}	NC	No connection			
11	RESET	V _{PP}	Programming Power (0V, 12.75)			
12	V _{SS}	V _{SS}	Connect to V _{SS} (0V)			
13	RA0 (EC0)	A_D0		A0	D0	
14	RA1 (AN1)	A_D1	Address Input	A9	A1	D1
15	RA2 (AN2)	A_D2	Data Input/Output	A10	A2	D2
16	RA3 (AN3)	A_D3	1	A11	A3	D3

Table 20-3 Pin Description in EPROM Mode (HMS1104/2A)






Figure 20-5 Timing Diagram in Program (Write & Verify) Mode




Figure 20-6 Timing Diagram in READ Mode



Parameter	Symbol	MIN	TYP	MAX	Unit
Programming Supply Current	I _{VPP}	-	-	50	mA
Supply Current in EPROM Mode	I _{VDDP}	-	-	20	mA
V _{PP} Level during Programming	V _{IHP}	12.5	12.75	13	V
V _{DD} Level in Program Mode	V_{DD1H}	5.5	6	6.6	V
V _{DD} Level in Read Mode	V_{DD2H}	-	2.7	-	V
CTL2~0 High Level in EPROM Mode	V _{IHC}	0.8V _{DD}	-	-	V
CTL2~0 Low Level in EPROM Mode	V _{ILC}	-	-	0.2V _{DD}	V
A_D7~A_D0 High Level in EPROM Mode	V_{IHAD}	0.9V _{DD}	-	-	V
A_D7~A_D0 Low Level in EPROM Mode	V_{ILAD}	-	-	0.1V _{DD}	V
V _{DD} Saturation Time	T _{VDDS}	1	-	-	mS
V _{PP} Setup Time	T_{VPPR}	-	-	1	mS
V _{PP} Saturation Time	T _{VPPS}	1	-	-	mS
EPROM Enable Setup Time after Data Input	T _{SET1}		200		nS
EPROM Enable Hold Time after T _{SET1}	T _{HLD1}		500		nS
EPROM Enable Delay Time after T _{HLD1}	T _{DLY1}		200		nS
EPROM Enable Hold Time in Write Mode	T _{HLD2}		100		nS
EPROM Enable Delay Time after T _{HLD2}	T _{DLY2}		200		nS
CTL2,1 Setup Time after Low Address input and Data input	T _{CD1}		100		nS
CTL1 Setup Time before Data output in Read and Verify Mode	T _{CD2}		100		nS

Table 20-4 AC/DC Requirements for Program/Read Mode






Figure 20-7 Programming Flow Chart






Figure 20-8 Reading Flow Chart

APPENDIX



APPENDIX

A. INSTRUCTION MAP

LOW HIGH	00000	00001 01	00010 02	00011 03	00100 04	00101 05	00110 06	00111 07	01000 08	01001 09	01010 0A	01011 0B	01100 0C	01101 0D	01110 0E	01111 0F
000	-	SET1 dp.bit	BBS A.bit,rel	BBS dp.bit,rel	ADC #imm	ADC dp	ADC dp+X	ADC !abs	ASL A	ASL dp	TCALL 0	SETA1 .bit	BIT dp	POP A	PUSH A	BRK
001	CLRC				SBC #imm	SBC dp	SBC dp+X	SBC !abs	ROL A	ROL dp	TCALL 2	CLRA1 .bit	COM dp	POP X	PUSH X	BRA rel
010	CLRG				CMP #imm	CMP dp	CMP dp+X	CMP !abs	LSR A	LSR dp	TCALL 4	NOT1 M.bit	TST dp	POP Y	PUSH Y	PCALL Upage
011	DI				OR #imm	OR dp	OR dp+X	OR !abs	ROR A	ROR dp	TCALL 6	OR1 OR1B	CMPX dp	POP PSW	PUSH PSW	RET
100	CLRV				AND #imm	AND dp	AND dp+X	AND !abs	INC A	INC dp	TCALL 8	AND1 AND1B	CMPY dp	CBNE dp+X	TXSP	INC X
101	SETC				EOR #imm	EOR dp	EOR dp+X	EOR !abs	DEC A	DEC dp	TCALL 10	EOR1 EOR1B	DBNE dp	XMA dp+X	TSPX	DEC X
110	SETG				LDA #imm	LDA dp	LDA dp+X	LDA !abs	TXA	LDY dp	TCALL 12	LDC LDCB	LDX dp	LDX dp+Y	XCN	DAS
111	EI				LDM dp,#imm	STA dp	STA dp+X	STA !abs	TAX	STY dp	TCALL 14	STC M.bit	STX dp	STX dp+Y	XAX	STOP

LOW HIGH	10000 10	10001 11	10010 12	10011 13	10100 14	10101 15	10110 16	10111 17	11000 18	11001 19	11010 1A	11011 1B	11100 1C	11101 1D	11110 1E	11111 1F
000	BPL rel	CLR1 dp.bit	BBC A.bit,rel	BBC dp.bit,rel	ADC {X}	ADC !abs+Y	ADC [dp+X]	ADC [dp]+Y	ASL !abs	ASL dp+X	TCALL 1	JMP !abs	BIT !abs	ADDW dp	LDX #imm	JMP [!abs]
001	BVC rel				SBC {X}	SBC !abs+Y	SBC [dp+X]	SBC [dp]+Y	ROL !abs	ROL dp+X	TCALL 3	CALL !abs	TEST !abs	SUBW dp	LDY #imm	JMP [dp]
010	BCC rel				CMP {X}	CMP !abs+Y	CMP [dp+X]	CMP [dp]+Y	LSR !abs	LSR dp+X	TCALL 5	MUL	TCLR1 !abs	CMPW dp	CMPX #imm	CALL [dp]
011	BNE rel				OR {X}	OR !abs+Y	OR [dp+X]	OR [dp]+Y	ROR !abs	ROR dp+X	TCALL 7	DBNE Y	CMPX !abs	LDYA dp	CMPY #imm	RETI
100	BMI rel				AND {X}	AND !abs+Y	AND [dp+X]	AND [dp]+Y	INC !abs	INC dp+X	TCALL 9	DIV	CMPY !abs	INCW dp	INC Y	TAY
101	BVS rel				EOR {X}	EOR !abs+Y	EOR [dp+X]	EOR [dp]+Y	DEC !abs	DEC dp+X	TCALL 11	XMA {X}	XMA dp	DECW dp	DEC Y	TYA
110	BCS rel				LDA {X}	LDA !abs+Y	LDA [dp+X]	LDA [dp]+Y	LDY !abs	LDY dp+X	TCALL 13	LDA {X}+	LDX !abs	STYA dp	XAY	DAA
111	BEQ rel				STA {X}	STA !abs+Y	STA [dp+X]	STA [dp]+Y	STY !abs	STY dp+X	TCALL 15	STA {X}+	STX !abs	CBNE dp	XYX	NOP



B. INSTRUCTION SET

1. ARITHMETIC/ LOGIC OPERATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	ADC #imm	04	2	2	Add with carry.	
2	ADC dp	05	2	3	$A \leftarrow (A) + (M) + C$	
3	ADC dp + X	06	2	4		
4	ADC !abs	07	3	4		NVH-ZC
5	ADC !abs + Y	15	3	5		
6	ADC [dp + X]	16	2	6		
7	ADC [dp]+Y	17	2	6		
8	ADC {X}	14	1	3		
9	AND #imm	84	2	2	Logical AND	
10	AND dp	85	2	3	$A \leftarrow (A) \wedge (M)$	
11	AND dp + X	86	2	4		
12	AND !abs	87	3	4		NZ-
13	AND !abs + Y	95	3	5		
14	AND [dp + X]	96	2	6		
15	AND [dp]+Y	97	2	6		
16	AND {X}	94	1	3		
17	ASL A	08	1	2	Arithmetic shift left	
18	ASL dp	09	2	4	C 7 6 5 4 3 2 1 0	NZC
19	ASL dp + X	19	2	5		
20	ASL !abs	18	3	5		
21	CMP #imm	44	2	2	Compare accumulator contents with memory contents	
22	CMP dp	45	2	3	(A) -(M)	
23	CMP dp + X	46	2	4		
24	CMP !abs	47	3	4		NZC
25	CMP !abs + Y	55	3	5		
26	CMP [dp + X]	56	2	6		
27	CMP [dp]+Y	57	2	6		
28	CMP {X}	54	1	3		
29	CMPX #imm	5E	2	2	Compare X contents with memory contents	
30	CMPX dp	6C	2	3	(X)-(M)	NZC
31	CMPX !abs	7C	3	4		
32	CMPY #imm	7E	2	2	Compare Y contents with memory contents	
33	CMPY dp	8C	2	3	(Y)-(M)	NZC
34	CMPY labs	9C	3	4		
35	COM dp	2C	2	4	1'S Complement : (dp) ← ~(dp)	NZ-
36	DAA	DF	1	3	Decimal adjust for addition	NZC
37	DAS	CF	1	3	Decimal adjust for subtraction	NZC
38	DEC A	A8	1	2	Decrement	NZ-
39	DEC dp	A9	2	4	$M \leftarrow (M) - 1$	
40	DEC dp + X	B9	2	5		NZ-
41	DEC !abs	B8	3	5		
42	DEC X	AF	1	2		
43	DEC Y	BE	1	2		
44	DIV	9B	1	12	Divide: YA / X Q: A, R: Y	NVH-Z-

ii Apr. 2001 Ver 1.0



46 47 48 49 50 51 52 53 54	EOR #imm EOR dp EOR dp + X EOR !abs EOR !abs + Y EOR [dp + X] EOR [dp] + Y EOR {X}	A4 A5 A6 A7 B5 B6 B7	2 2 2 3 3	3 4 4	Exclusive OR $A \leftarrow (A) \oplus (M)$	NVGBHIZC
47 48 49 50 51 52 53 54	EOR dp + X EOR !abs EOR !abs + Y EOR [dp + X] EOR [dp] + Y EOR {X}	A6 A7 B5 B6	2 3 3	4		
48 49 50 51 52 53 54	EOR !abs EOR !abs + Y EOR [dp + X] EOR [dp] + Y EOR {X}	A7 B5 B6	3		(, = ()	1
49 50 51 52 53 54	EOR !abs + Y EOR [dp + X] EOR [dp] + Y EOR {X}	B5 B6	3	4		
50 51 52 53 54	EOR [dp+X] EOR [dp]+Y EOR {X}	B6				NZ-
51 52 53 54	EOR [dp]+Y EOR {X}			5		
52 53 54	EOR {X}	B7	2	6		
53 54			2	6		
54	11.10	B4	1	3		
	INC A	88	1	2	Increment	NZ-
55	INC dp	89	2	4	$M \leftarrow (M) + 1$	
	INC dp + X	99	2	5		NZ-
56	INC !abs	98	3	5		
57	INC X	8F	1	2		
58	INC Y	9E	1	2		
59	LSR A	48	1	2	Logical shift right	
60	LSR dp	49	2	4	7 6 5 4 3 2 1 0 C	NZC
61	LSR dp + X	59	2	5	"0"	
62	LSR !abs	58	3	5	•	
63	MUL	5B	1	9	$Multiply \; : \; \; YA \leftarrow \; Y \times A$	NZ-
64	OR #imm	64	2	2	Logical OR	
65	OR dp	65	2	3	$A \leftarrow (A) \vee (M)$	
66	OR dp + X	66	2	4		
67	OR !abs	67	3	4		NZ-
68	OR !abs + Y	75	3	5		
	OR [dp + X]	76	2	6		
70	OR [dp]+Y	77	2	6		
71	OR {X}	74	1	3		
	ROL A	28	1	2	Rotate left through carry	
	ROL dp	29	2	4	C 7 6 5 4 3 2 1 0	NZC
	ROL dp + X	39	2	5		
	ROL !abs	38	3	5		
	ROR A	68	1	2	Rotate right through carry	
	ROR dp	69	2	4	7 6 5 4 3 2 1 0 C	NZC
	ROR dp + X	79	2	5	 	
79	ROR !abs	78	3	5		
	SBC #imm	24	2	2	Subtract with carry	
	SBC dp	25	2	3	$A \leftarrow (A) - (M) - \sim (C)$	
	SBC dp + X	26	2	4		
	SBC !abs	27	3	4		NVHZC
	SBC !abs + Y	35	3	5		
	SBC [dp + X]	36	2	6		
	SBC [dp]+Y	37	2	6		
87	SBC {X}	34	1	3		
88	TST dp	4C	2	3	Test memory contents for negative or zero (dp) - $00_{\mbox{\scriptsize H}}$	NZ-
89	XCN	CE	1	5	Exchange nibbles within the accumulator $A_7A_4 \leftrightarrow A_3A_0$	NZ-



2. REGISTER / MEMORY OPERATION

1 LDA #imm C4 2 2 Load accumulator 2 LDA dp C5 2 3 3 LDA dp × C6 2 4 4 LDA labs Y D5 3 5 6 LDA [dp + X] D6 2 6 7 LDA [dp] +Y D7 2 6 8 LDA {X}+ DB 1 4 X-register auto-increment : A ← (M) , X ← X + 1 10 LDM dp,#imm E4 3 5 Load X-register 11 LDX dp CC 2 3 X ← (M) 12 LDX dp CC 2 3 X ← (M) 13 LDX dp Y CD 2 4 14 LDX labs DC 3 4 15 LDY dp Rimm 3E 2 2 Load Y-register 16 LDY dp + X D9 2 4 18 LDY dp + X D9 2 4 19 STA dp + X E6 2 5	NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
3 LDA dp + X C6 2 4	1	LDA #imm				Load accumulator	
4 LDA labs C7 3 4 5 LDA labs + Y D5 3 5 6 LDA [dp] + Y D7 2 6 8 LDA {X} D4 1 3 9 LDA {X}+ DB 1 4 X-register auto-increment : A ← (M), X ← X + 1 10 LDM dp,#imm E4 3 5 Load X-register 11 LDX dp CC 2 3 X ← (M) 12 LDX dp CC 2 3 X ← (M) 13 LDX dp + Y CD 2 4 14 LDX labs DC 3 4 15 LDY dp + Y CD 2 4 16 LDY dp minm 3E 2 2 Load Y-register 16 LDY dp + X D9 2 4 Y ← (M) N2- 17 LDY dp + X D9 2 4 Store accumulator contents in memory (M) ← A 20 STA dp + X E6 2 5 2 5	2	LDA dp	C5	2	3	$A \leftarrow (M)$	
5 LDA !abs +Y D5 3 5 6 LDA [dp + X] D6 2 6 7 LDA [dp] +Y D7 2 6 8 LDA {X} D4 1 3 9 LDA {X} DB 1 4 X- register auto-increment : A ← (M), X ← X + 1 10 LDM dp,#imm E4 3 5 Load memory with immediate data : (M) ← imm 11 LDX #imm 1E 2 2 Load X-register 12 LDX dp +Y CD 2 4 14 LDX labs DC 3 4 15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp + X D9 2 4 Y ← (M) N − − − − − − − − − − − − − − − − − − −	3	LDA dp + X	C6	2	4		
6 LDA [dp+X] D6 2 6 7 LDA [dp]+Y D7 2 6 8 LDA {X} D4 1 3 9 LDA {X}+ DB 1 4 X- register auto-increment: A ← (M), X ← X + 1 10 LDM dp,#imm E4 3 5 Load memory with immediate data: (M) ← imm	4	LDA !abs	C7	3	4		
7 LDA [dp]+Y D7 2 6 8 LDA (X) D4 1 3 9 LDA (X)+ DB 1 4 X-register auto-increment : A ← (M), X ← X + 1 10 LDM dp,#imm 1E 2 2 Load memory with immediate data : (M) ← imm	5	LDA !abs + Y	D5	3	5		NZ-
8 LDA {X} D4 1 3 9 LDA {X}+ DB 1 4 4 X- register auto-increment : A ← (M) , X ← X + 1 10 LDM dp,#imm	6	LDA [dp + X]	D6	2	6		
9 LDA (X)+ DB 1 4 X- register auto-increment : A ← (M), X ← X + 1 10 LDM dp,#imm	7	LDA [dp]+Y	D7	2	6		
10 LDM dp,#imm E4 3 5 Load memory with immediate data: (M) ← imm	8	LDA {X}	D4	1	3		
11 LDX #imm 1E 2 2 Load X-register 12 LDX dp CC 2 3 X ← (M) NZ- 13 LDX dp + Y CD 2 4 X ← (M) NZ- 14 LDX labs DC 3 4 Load Y-register Y ← (M) NZ- 16 LDY dp C9 2 3 4 NZ- 17 LDY dp + X D9 2 4 Store accumulator contents in memory NZ- 18 LDY labs D8 3 4 Store accumulator contents in memory (M) ← A 20 STA dp + X E6 2 5 (M) ← A	9	LDA {X}+	DB	1	4	X- register auto-increment : A \leftarrow (M) , X \leftarrow X + 1	
12 LDX dp CC 2 3 X ← (M) N Z - 13 LDX dp + Y CD 2 4 14 LDX labs DC 3 4 15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp C9 2 3 Y ← (M) N Z - 17 LDY dp + X D9 2 4 Store accumulator contents in memory N Z - 18 LDY labs D8 3 4 Store accumulator contents in memory (M) ← A 20 STA dp + X E6 2 5 5 2 4 Store accumulator contents in memory (M) ← A (M) ← A	10	LDM dp,#imm	E4	3	5	Load memory with immediate data : (M) ← imm	
13 LDX dp + Y CD 2 4 14 LDX labs DC 3 4 15 LDY dp C9 2 3 4 16 LDY dp C9 2 3 Y ← (M) N − − − Z − 17 LDY dp + X D9 2 4 N − − − Z − N − − − Z − 18 LDY labs D8 3 4 Store accumulator contents in memory N − − − − Z − 20 STA dp + X E6 2 5 (M) ← A A 21 STA labs E7 3 5 E7 3 5 22 STA labs + Y F5 3 6 F6 2 7 24 STA [dp + X] F6 2 7 F4 1 4 X − register auto-increment : (M) ← A, X ← X + 1 STA + TA, X ←	11	LDX #imm	1E	2	2	Load X-register	
14 LDX labs DC 3 4 15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp C9 2 3 Y ← (M) N − − − Z − 17 LDY dp + X D9 2 4 N − − − Z − N − − − Z − 18 LDY labs D8 3 4 Store accumulator contents in memory N ← A <td>12</td> <td>LDX dp</td> <td>CC</td> <td>2</td> <td>3</td> <td>X ← (M)</td> <td>NZ-</td>	12	LDX dp	CC	2	3	X ← (M)	NZ-
15 LDY #imm 3E 2 2 Load Y-register 16 LDY dp C9 2 3 Y ← (M) NZ- 17 LDY dp + X D9 2 4 NZ- 18 LDY labs D8 3 4 Store accumulator contents in memory 19 STA dp E5 2 4 Store accumulator contents in memory (M) ← A 20 STA dp + X E6 2 5 (M) ← A 21 STA labs E7 3 5 22 STA labs + Y F5 3 6	13	LDX dp + Y	CD	2	4		
16 LDY dp C9 2 3 Y ← (M) NZ- 17 LDY dp + X D9 2 4 18 LDY labs D8 3 4 19 STA dp E5 2 4 Store accumulator contents in memory 20 STA dp + X E6 2 5 21 STA labs E7 3 5 22 STA labs + Y F5 3 6 23 STA [dp + X] F6 2 7 24 STA [dp] + Y F7 2 7 25 STA {X} F4 1 4 26 STA {X} F8 1 4 X- register auto-increment : (M) ← A, X ← X + 1 27 STX dp EC 2 4 Store X-register contents in memory 28 STX dp + Y ED 2 5 (M) ← X 29 STX labs FC 3 5 30 STY dp + X F9 2 5 (M) ← Y 32 </td <td>14</td> <td>LDX !abs</td> <td>DC</td> <td>3</td> <td>4</td> <td></td> <td></td>	14	LDX !abs	DC	3	4		
17 LDY dp + X D9 2 4 18 LDY labs D8 3 4 19 STA dp E5 2 4 Store accumulator contents in memory 20 STA dp + X E6 2 5 21 STA labs E7 3 5 22 STA labs + Y F5 3 6 23 STA [dp + X] F6 2 7 24 STA [dp] + Y F7 2 7 25 STA {X} F4 1 4 26 STA {X}+ FB 1 4 X- register auto-increment : (M) ← A, X ← X + 1 27 STX dp EC 2 4 Store X-register contents in memory 28 STX dp + Y ED 2 5 (M) ← X	15	LDY #imm	3E	2	2	Load Y-register	
18 LDY !abs D8 3 4 19 STA dp E5 2 4 Store accumulator contents in memory 20 STA dp + X E6 2 5 (M) ← A 21 STA labs E7 3 5 22 STA labs + Y F5 3 6 23 STA [dp + X] F6 2 7 24 STA [dp] + Y F7 2 7 25 STA {X} F4 1 4 X- register auto-increment : (M) ← A, X ← X + 1 27 STX dp EC 2 4 Store X-register contents in memory 28 STX dp + Y ED 2 5 (M) ← X	16	LDY dp	C9	2	3	Y ← (M)	NZ-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	17	LDY dp + X	D9	2	4		
20 STA dp + X E6 2 5 21 STA labs E7 3 5 22 STA labs + Y F5 3 6 23 STA [dp + X] F6 2 7 24 STA [dp] + Y F7 2 7 25 STA {X} F4 1 4 26 STA {X} + FB 1 4 X- register auto-increment : (M) ← A, X ← X + 1 27 STX dp EC 2 4 Store X-register contents in memory 28 STX dp + Y ED 2 5 30 STY dp E9 2 4 Store Y-register contents in memory 31 STY dp + X F9 2 5 (M) ← Y	18	LDY !abs	D8	3	4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	19	STA dp	E5	2	4	Store accumulator contents in memory	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	20	STA dp + X	E6	2	5	(M) ← A	
23 STA [dp + X] F6 2 7 24 STA [dp] + Y F7 2 7 25 STA {X} F4 1 4 26 STA {X} + FB 1 4 X- register auto-increment : (M) ← A, X ← X + 1 27 STX dp EC 2 4 Store X-register contents in memory 28 STX dp + Y ED 2 5 (M) ← X	21	STA !abs	E7	3	5		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	22	STA !abs + Y	F5	3	6		
25 STA {X} F4 1 4 26 STA {X}+ FB 1 4 X- register auto-increment : (M) ← A, X ← X + 1 27 STX dp EC 2 4 Store X-register contents in memory 28 STX dp + Y ED 2 5 (M) ← X 29 STX labs FC 3 5 30 STY dp E9 2 4 Store Y-register contents in memory 31 STY dp + X F9 2 5 (M) ← Y	23	STA [dp + X]	F6	2	7		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	24	STA [dp]+Y	F7	2	7		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	25	STA {X}	F4	1	4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	26	STA { X }+	FB	1	4	X- register auto-increment : (M) \leftarrow A, X \leftarrow X + 1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	27	STX dp	EC	2	4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	28	STX dp + Y	ED	2	5	(M) ← X	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	29	STX !abs	FC	3	5		
32 STY !abs F8 3 5 33 TAX E8 1 2 Transfer accumulator contents to X-register : X ← A NZ- 34 TAY 9F 1 2 Transfer accumulator contents to Y-register : Y ← A NZ- 35 TSPX AE 1 2 Transfer stack-pointer contents to X-register : X ← sp NZ-	30	STY dp	E9	2	4	Store Y-register contents in memory	
33TAXE812Transfer accumulator contents to X-register : $X \leftarrow A$ NZ-34TAY9F12Transfer accumulator contents to Y-register : $Y \leftarrow A$ NZ-35TSPXAE12Transfer stack-pointer contents to X-register : $X \leftarrow Sp$ NZ-	31	STY dp + X	F9	2	5	(M) ← Y	
34 TAY 9F 1 2 Transfer accumulator contents to Y-register : Y \leftarrow A NZ- 35 TSPX AE 1 2 Transfer stack-pointer contents to X-register : X \leftarrow sp NZ-	32	STY !abs	F8	3	5		
35 TSPX AE 1 2 Transfer stack-pointer contents to X-register : $X \leftarrow sp$ NZ-	33	TAX	E8	1	2	Transfer accumulator contents to X-register : $X \leftarrow A$	NZ-
35 TSPX AE 1 2 Transfer stack-pointer contents to X-register : X ← sp NZ-	34	TAY	9F	1	2	Transfer accumulator contents to Y-register : Y ← A	NZ-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	35	TSPX	AE	1	2		NZ-
, , , , , , , , , , , , , , , , , , ,	36	TXA	C8	1	2	·	NZ-
37 TXSP 8E 1 2 Transfer X-register contents to stack-pointer: $sp \leftarrow X$ $NZ-$	37	TXSP	8E	1	2	-	
38 TYA BF 1 2 Transfer Y-register contents to accumulator: $A \leftarrow Y$ $NZ-$	38	TYA	BF	1	2	Transfer Y-register contents to accumulator: A ← Y	NZ-
39 XAX EE 1 4 Exchange X-register contents with accumulator :X ↔ A	39	XAX	EE	1	4	Exchange X-register contents with accumulator :X ↔ A	
40 XAY DE 1 4 Exchange Y-register contents with accumulator :Y ↔ A	40	XAY	DE	1	4	Exchange Y-register contents with accumulator :Y ↔ A	
41 XMA dp BC 2 5 Exchange memory contents with accumulator	41	XMA dp	ВС	2	5	3 3	
42 XMA dp+X AD 2 6 $(M) \leftrightarrow A$ $NZ-$	42	XMA dp+X	AD	2	6	{	NZ-
43 XMA {X} BB 1 5	43	XMA {X}	ВВ	1	5		
44 XYX FE 1 4 Exchange X-register contents with Y-register : X ↔ Y	44	XYX	FE	1	4	Exchange X-register contents with Y-register : $X \leftrightarrow Y$	

iv Apr. 2001 Ver 1.0



3. 16-BIT OPERATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	ADDW dp	1D	2	5	16-Bits add without carry YA ← (YA) + (dp +1) (dp)	NVH-ZC
2	CMPW dp	5D	2	4	Compare YA contents with memory pair contents : (YA) – (dp+1)(dp)	NZC
3	DECW dp	BD	2	6	Decrement memory pair $(dp+1)(dp) \leftarrow (dp+1)(dp) - 1$	NZ-
4	INCW dp	9D	2	6	Increment memory pair (dp+1) (dp) \leftarrow (dp+1) (dp) + 1	NZ-
5	LDYA dp	7D	2	5	Load YA YA ← (dp +1) (dp)	NZ-
6	STYA dp	DD	2	5	Store YA (dp +1) (dp) ← YA	
7	SUBW dp	3D	2	5	16-Bits substact without carry $YA \leftarrow (YA) - (dp +1) (dp)$	NVH-ZC

4. BIT MANIPULATION

NO.	MNEMONIC	OP CODE		CYCLE NO	OPERATION	FLAG NVGBHIZC
1	AND1 M.bit	8B	3	4	Bit AND C-flag : $C \leftarrow (C) \land (M.bit)$	C
2	AND1B M.bit	8B	3	4	Bit AND C-flag and NOT $: C \leftarrow (C) \land \sim (M.bit)$	C
3	BIT dp	0C	2	4	Bit test A with memory :	MMZ-
4	BIT !abs	1C	3	5	$Z \leftarrow \text{ (A)} \land \text{ (M)} \text{ , } \text{ N} \leftarrow \text{ (M}_7\text{)} \text{ , } \text{ V} \leftarrow \text{ (M}_6\text{)}$	
5	CLR1 dp.bit	y1	2	4	Clear bit : (M.bit) ← "0"	
6	CLRA1 A.bit	2B	2	2	Clear A bit : (A.bit)← "0"	
7	CLRC	20	1	2	Clear C-flag : C ← "0"	0
8	CLRG	40	1	2	Clear G-flag : G ← "0"	0
9	CLRV	80	1	2	Clear V-flag : V ← "0"	-00
10	EOR1 M.bit	AB	3	5	Bit exclusive-OR C-flag $: C \leftarrow (C) \oplus (M.bit)$	C
11	EOR1B M.bit	AB	3	5	Bit exclusive-OR C-flag and NOT : C \leftarrow (C) \oplus ~(M .bit)	C
12	LDC M.bit	СВ	3	4	Load C-flag : $C \leftarrow (M.bit)$	C
13	LDCB M.bit	СВ	3	4	Load C-flag with NOT : $C \leftarrow \sim (M \cdot bit)$	C
14	NOT1 M.bit	4B	3	5	Bit complement : $(M.bit) \leftarrow (M.bit)$	
15	OR1 M.bit	6B	3	5	Bit OR C-flag : $C \leftarrow (C) \lor (M.bit)$	C
16	OR1B M.bit	6B	3	5	Bit OR C-flag and NOT : $C \leftarrow (C) \lor \sim (M .bit)$	C
17	SET1 dp.bit	x1	2	4	Set bit : (M.bit) ← "1"	
18	SETA1 A.bit	0B	2	2	Set A bit : (A.bit) ← "1"	
19	SETC	A0	1	2	Set C-flag : C ← "1"	1
20	SETG	C0	1	2	Set G-flag : G ← "1"	1
21	STC M.bit	EB	3	6	Store C-flag : (M .bit) ← C	
22	TCLR1 !abs	5C	3	6	Test and clear bits with A : A - (M) , (M) \leftarrow (M) \wedge ~(A)	NZ-
23	TSET1 !abs	3C	3	6	Test and set bits with A: A-(M), (M) \leftarrow (M) \vee (A)	NZ-



5. BRANCH / JUMP OPERATION

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	BBC A.bit,rel	y2	2	4/6	Branch if bit clear :	
2	BBC dp.bit,rel	уЗ	3	5/7	if (bit) = 0, then $pc \leftarrow (pc) + rel$	
3	BBS A.bit,rel	x2	2	4/6	Branch if bit set:	
4	BBS dp.bit,rel	х3	3	5/7	if (bit) = 1, then $pc \leftarrow (pc) + rel$	
5	BCC rel	50	2	2/4	Branch if carry bit clear if (C) = 0 , then $pc \leftarrow (pc) + rel$	
6	BCS rel	D0	2	2/4	Branch if carry bit set if (C) = 1, then $pc \leftarrow (pc) + rel$	
7	BEQ rel	F0	2	2/4	Branch if equal if $(Z) = 1$, then $pc \leftarrow (pc) + rel$	
8	BMI rel	90	2	2/4	Branch if minus if (N) = 1 , then $pc \leftarrow$ (pc) + rel	
9	BNE rel	70	2	2/4	Branch if not equal if $(Z) = 0$, then $pc \leftarrow (pc) + rel$	
10	BPL rel	10	2	2/4	Branch if minus if (N) = 0 , then $pc \leftarrow$ (pc) + rel	
11	BRA rel	2F	2	4	Branch always pc ← (pc) + rel	
12	BVC rel	30	2	2/4	Branch if overflow bit clear if $(V) = 0$, then $pc \leftarrow (pc) + rel$	
13	BVS rel	В0	2	2/4	Branch if overflow bit set if $(V) = 1$, then $pc \leftarrow (pc) + rel$	
14	CALL !abs	3B	3	8	Subroutine call	
15	CALL [dp]	5F	2	8	$\begin{split} &M(\;sp) \leftarrow (\;pc_H\;),\; sp \leftarrow sp \;\text{-}\; 1,\; M(sp) \leftarrow (pc_L),\; sp \;\leftarrow sp \;\text{-}\; 1,\\ &\text{if !abs},\;\; pc \leftarrow \;abs\;;\;\; if \;[dp],\;\; pc_L \leftarrow (\;dp\;),\;\; pc_H \leftarrow (\;dp+1\;) \end{split}$	
16	CBNE dp,rel	FD	3	5/7	Compare and branch if not equal :	
17	CBNE dp+X,rel	8D	3	6/8	if (A) \neq (M), then pc \leftarrow (pc) + rel.	
18	DBNE dp,rel	AC	3	5/7	Decrement and branch if not equal :	
19	DBNE Y,rel	7B	2	4/6	if (M) \neq 0, then pc \leftarrow (pc) + rel.	
20	JMP !abs	1B	3	3	Unconditional jump	
21	JMP [!abs]	1F	3	5	$pc \leftarrow jump \ address$	
22	JMP [dp]	3F	2	4		
23	PCALL upage	4F	2	6	$\label{eq:call-model} \begin{split} &\text{U-page call} \\ &\text{M(sp)} \leftarrow \!$	
24	TCALL n	nA	1	8	Table call : (sp) \leftarrow (pc _H), sp \leftarrow sp - 1, M(sp) \leftarrow (pc _L),sp \leftarrow sp - 1, pc _L \leftarrow (Table vector L), pc _H \leftarrow (Table vector H)	

vi Apr. 2001 Ver 1.0



6. CONTROL OPERATION & etc.

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NVGBHIZC
1	BRK	0F	1	8	$\begin{split} & \text{Software interrupt: B} \leftarrow \text{"1", M(sp)} \leftarrow \text{(pcH)}, \; \text{sp} \leftarrow \text{sp-1}, \\ & \text{M(s)} \leftarrow \text{(pcL)}, \; \text{sp} \leftarrow \text{sp} - 1, \; \text{M(sp)} \leftarrow \text{(PSW)}, \; \text{sp} \leftarrow \text{sp} - 1, \\ & \text{pcL} \leftarrow \text{(OFFDE}_{\text{H}}) \;, \; \text{pcH} \leftarrow \text{(OFFDF}_{\text{H}}) \;. \end{split}$	1-0
2	DI	60	1	3	Disable interrupts : I ← "0"	0
3	El	E0	1	3	Enable interrupts : I ← "1"	1
4	NOP	FF	1	2	No operation	
5	POP A	0D	1	4	$sp \leftarrow sp + 1, A \leftarrow M(sp)$	
6	POP X	2D	1	4	$sp \leftarrow sp + 1, X \leftarrow M(sp)$	
7	POP Y	4D	1	4	$sp \leftarrow sp + 1, Y \leftarrow M(sp)$	
8	POP PSW	6D	1	4	$sp \leftarrow sp + 1$, $PSW \leftarrow M(sp)$	restored
9	PUSH A	0E	1	4	$M(sp) \leftarrow A, sp \leftarrow sp - 1$	
10	PUSH X	2E	1	4	$M(sp) \leftarrow X, sp \leftarrow sp - 1$	
11	PUSH Y	4E	1	4	$M(sp) \leftarrow Y, sp \leftarrow sp - 1$	
12	PUSH PSW	6E	1	4	$M(sp) \leftarrow PSW$, $sp \leftarrow sp - 1$	
13	RET	6F	1	5	Return from subroutine $sp \leftarrow sp +1, pc_L \leftarrow M(\ sp\), sp \leftarrow sp +1, pc_H \leftarrow M(\ sp\)$	
14	RETI	7F	1	6	Return from interrupt $ sp \leftarrow sp +1, \ PSW \leftarrow M(\ sp\), \ sp \leftarrow sp +1, \\ pc_L \leftarrow M(\ sp\), \ sp \leftarrow sp +1, \ pc_H \leftarrow M(\ sp\) $	restored
15	STOP	EF	1	3	Stop mode (halt CPU, stop oscillator)	

Apr. 2001 Ver 1.0 vii