MC68HC705P9

Technical Data

M68HC05 Microcontrollers

MC68HC705P9/D Rev. 4.0, 4/2002

MC68HC705P9

Technical Data

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.motorola.com/semiconductors/

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Motorola and the Stylized M Logo are registered trademarks of Motorola, Inc. DigitalDNA is a trademark of Motorola, Inc.

© Motorola, Inc.,1996, 2002

MC68HC908GT16 • MC68HC908GT8

Advance Information

Revision History

Revision History

Date	Revision Level	Description Page Number(s)	
April, 2002	4.0	Reformatted to meet current publication standards	Throughout

Advance Information

MC68HC908GT16 • MC68HC908GT8

Technical Data — MC68HC705P9

List of Sections

Section 1. General Description21
Section 2. Pin Descriptions25
Section 3. Memory31
Section 4. Central Processor Unit (CPU)43
Section 5. Resets and Interrupts
Section 6. Low Power Modes75
Section 7. Parallel Input/Output (I/O) Ports81
Section 8. Computer Operating Properly Watchdog (COP)95
Section 9. Timer99
Section 10. Serial Input/Output Port (SIOP)
Section 11. Analog-to-Digital Converter (ADC)129
Section 12. Electrical Specifications137
Section 13. Mechanical Specifications
Section 14. Ordering Information151
Index

MC68HC705P9 — Rev. 4.0

List of Sections

Technical Data — MC68HC705P9

Table of Contents

Section 1. General Description

1.1	Contents
1.2	Features
1.3	Programmable Options22
1.4	Structure23
	Section 2. Pin Descriptions
2.1	Contents
2.2	Pin Assignments
2.3	Pin Functions
2.3.1	V _{DD} and V _{SS}
2.3.2	OSC1 and OSC2
2.3.2.	1 Crystal Connections27
2.3.2.	2 Ceramic Resonator Connections
2.3.2.	3 External Clock Connections28
2.3.3	RESET
2.3.4	IRQ/V _{PP}
2.3.5	PA7–PA0
2.3.6	PB7/SCK-PB5/SDO29
2.3.7	PC7/V _{RH} -PC0
2.3.8	PD7/TCAP and PD529
2.3.9	TCMP29

MC68HC705P9 — Rev. 4.0

Table of Contents

Section 3. Memory

	Contents
3.2	Features
3.3	Memory Map32
3.4	Input/Output Register Summary
3.5	RAM
3.6 3.6.1 3.6.1. 3.6.1. 3.6.2	3 - 3
3.7	Mask Option Register
	Section 4. Central Processor Unit (CPU)
4.1	Contents
4.2	Features
4.3	Introduction
4.4	CPU Control Unit
4.4 4.5	
	CPU Control Unit44

4.7.1.4	Extended
4.7.1.5	Indexed, No Offset
4.7.1.6	Indexed, 8-Bit Offset
4.7.1.7	Indexed, 16-Bit Offset52
4.7.1.8	Relative
	struction Types
4.7.2.1	Register/Memory Instructions
4.7.2.2	Read-Modify-Write Instructions
4.7.2.3	Jump/Branch Instructions55
4.7.2.4	Bit Manipulation Instructions
4.7.2.5	Control Instructions
4.7.3 Ir	struction Set Summary
4.8 Opc	ode Map
	Section 5. Resets and Interrupts
5.1 Con	tents65
5.2 Res	ets
	ower-On Reset
	xternal Reset
_	OP Watchdog Reset
5.3 Low	Voltage Protection 69
5.5 LOW	-Voltage Protection
5.4 Inter	rupts
5.4.1 S	oftware Interrupt69
5.4.2 E	xternal Interrupt
5.4.3 T	imer Interrupts
5.4.3.1	Input Capture Interrupt71
5.4.3.2	Output Compare Interrupt
5.4.3.3	Timer Overflow Interrupt
5.4.4 Ir	sterrupt Processing

MC68HC705P9 — Rev. 4.0

Table of Contents

Section 6. Low Power Modes

6.1	Contents
6.2	Stop Mode
6.3	Wait Mode78
6.4	Data-Retention Mode
	Section 7. Parallel Input/Output (I/O) Ports
7.1	Contents
7.2	Introduction81
7.3 7.3.1 7.3.2	Port A
7.4 7.4.1 7.4.2	Port B
7.5 7.5.1 7.5.2	Port C
7.6 7.6.1 7.6.2	Port D
	Section 8. Computer Operating Properly Watchdog (COP)
8.1	Contents
8.2	Features
8.3	Introduction96
8.4 8.4.1 8.4.2 8.4.3	Operation.96COP Watchdog Timeout.96COP Watchdog Timeout Period.96Clearing the COP Watchdog.97
	MC68HC705P9 — Rev. 4.0

8.5	Interrupts
8.6	COP Register
8.7 8.7.1 8.7.2	Low-Power Modes98Stop Mode98Wait Mode98
	Section 9. Timer
9.1	Contents
9.2	Features
9.3	Introduction
9.4 9.4.1 9.4.1. 9.4.2 9.4.3	
9.5	Timing
9.6	Interrupts108
9.7 9.7.1 9.7.2 9.7.3 9.7.4 9.7.5 9.7.6	I/O Registers108Timer Control Register109Timer Status Register110Timer Registers112Alternate Timer Registers113Input Capture Registers114Output Compare Registers115
9.8 9.8.1 9.8.2	Low-Power Modes

MC68HC705P9 — Rev. 4.0

Table of Contents

Section 10.	Serial Input	/Output Port	(SIOP
-------------	--------------	--------------	-------

10.1 Contents
10.2 Features
10.3 Introduction
10.4 Operation 120 10.4.1 Pin Functions 120 10.4.1.1 PB7/SCK 121 10.4.1.2 PB5/SDO 122 10.4.1.3 PB6/SDI 122 10.4.2 Data Movement 123
10.5 Timing
10.6 Interrupts125
10.7 I/O Registers 125 10.7.1 SIOP Control Register 125 10.7.2 SIOP Status Register 126 10.7.3 SIOP Data Register 127
10.8 Low-Power Modes 128 10.8.1 Stop Mode 128 10.8.2 Wait Mode 128
Section 11. Analog-to-Digital Converter (ADC)
11.1 Contents
44.0
11.2 Features
11.2 Features
11.3 Introduction 130 11.4 Operation 131 11.4.1 Pin Functions 131 11.4.1.1 PC7/V _{RH} 131

Technical Data

12

MC68HC705P9 — Rev. 4.0

11.7 11.7.1 11.7.2		.134			
11.8 11.8.1 11.8.2		.136			
Section 12. Electrical Specifications					
12.1	Contents	.137			
12.2	Maximum Ratings	.138			
12.3	Operating Temperature Range	.139			
12.4	Thermal Characteristics	.139			
12.5	Power Considerations	.140			
12.6	5.0-Volt DC Electrical Characteristics	.141			
12.7	3.3-Volt DC Electrical Characteristics	.142			
12.8	Driver Characteristics	.143			
12.9	Typical Supply Current vs. Internal Clock Frequency	144			
12.10	Maximum Supply Current vs. Internal Clock Frequency	.145			
12.11	5.0-Volt Control Timing	146			
12.12	3.3 V Control Timing	.147			
	Section 13. Mechanical Specifications				
13.1	Contents	.149			
13.2	Introduction	.149			
13.3	28-Pin PDIP — Case #710	.149			
13.4	28-Pin Cerdip — Case #733	.150			
13.5	28-Pin SOIC — Case #751F	.150			

MC68HC705P9 — Rev. 4.0

Freescale Semiconductor, Inc.

Table of Contents

14.1

14.2

14.3

Section 14. Ordering Information			
Contents			
Introduction			

Index

Technical Data — MC68HC705P9

List of Figures

Figu	ire itte	Page
1-1	MC68HC705P9 Block Diagram	23
2-1	Pin Assignments	26
2-2	Bypassing Recommendation	26
2-3	Crystal Connections	
2-4	Ceramic Resonator Connections	28
2-5	External Clock Connections	28
3-1	Memory Map	32
3-2	I/O Register Summary	33
3-3	EPROM Programming Register (EPROG)	38
3-4	Bootloader Circuit	40
3-5	Mask Option Register (MOR)	42
4-1	CPU Programming Model	45
4-2	Accumulator (A)	46
4-3	Index Register (X)	46
4-4	Stack Pointer (SP)	47
4-5	Program Counter (PC)	48
4-6	Condition Code Register (CCR)	48
5-1	Reset Sources	66
5-2	Power-On Reset Timing	67
5-3	External Reset Timing	67
5-4	External Interrupt Logic	69
5-5	External Interrupt Timing	70
5-6	Interrupt Stacking Order	72
5-7	Interrupt Flowchart	74

MC68HC705P9 — Rev. 4.0

Figur	re Title	Page
6-1	Stop Recovery Timing	76
6-2	STOP Instruction Flowchart	
6-3	WAIT Instruction Flowchart	79
6-4	STOP/WAIT Clock Logic	80
7-1	Parallel I/O Port Register Summary	82
7-2	Port A Data Register (PORTA)	83
7-3	Data Direction Register A (DDRA)	83
7-4	Port A I/O Circuit	84
7-5	Port B Data Register (PORTB)	85
7-6	Data Direction Register B (DDRB)	86
7-7	Port B I/O Logic	87
7-8	Port C Data Register (PORTC)	88
7-9	Data Direction Register C (DDRC)	89
7-10	Port C I/O Logic	89
7-11	Port D Data Register (PORTD)	91
7-12	Data Direction Register D (DDRD)	92
7-13	Port D I/O Logic	92
8-1	COP Register (COPR)	97
9-1	Timer Block Diagram	101
9-2	Timer I/O Register Summary	102
9-3	Input Capture Operation	104
9-4	Output Compare Operation	104
9-5	Input Capture Characteristics	105
9-6	Timer Reset Timing	106
9-7	Input Capture Timing	106
9-8	Output Compare Timing	107
9-9	Timer Overflow Timing	107
9-10	Timer Control Register (TCR)	109
9-11	Timer Status Register (TSR)	110
9-12	Timer Registers (TRH and TRL)	112
9-13	Timer Register Reads	112
9-14	Alternate Timer Registers (ATRH and ATRL)	113
9-15	Alternate Timer Register Reads	113

Figure	e Title	Page		
9-16	Input Capture Registers (ICRH and ICRL)	114		
9-17	Output Compare Registers (OCRH and OCRL)	115		
10-1	SIOP Block Diagram	119		
10-2	SIOP I/O Register Summary	119		
10-3	SIOP Data/Clock Timing	121		
10-4	Master/Slave SIOP Shift Register Operation	123		
10-5	SIOP Timing	123		
10-6	SIOP Control Register (SCR)	125		
10-7	SIOP Status Register (SSR)	126		
10-8	SIOP Data Register (SDR)	127		
11-1	ADC Block Diagram	130		
11-2	ADC I/O Register Summary	131		
11-3	ADC Status and Control Register (ADSCR)	134		
11-4	ADC Data Register (ADDR)	136		
12-1	Typical High-Side Driver Characteristics	143		
12-2	Typical Low-Side Driver Characteristics			
12-3	Typical Supply Current vsInternal Clock Frequency	144		
12-4	Maximum Supply Current vsInternal Clock Frequency			
10 5	Toot Load			

MC68HC705P9 — Rev. 4.0

List of Figures

Technical Data — MC68HC705P9

List of Tables

Table	Title	Page
1-1	Programmable Options	22
3-1	Bootloader Function Selection	40
4-1	Register/Memory Instructions	53
4-2	Read-Modify-Write Instructions	54
4-3	Jump and Branch Instructions	55
4-4	Bit Manipulation Instructions	56
4-5	Control Instructions	57
4-6	Instruction Set Summary	58
4-7	Opcode Map	64
5-1	External Reset Timing	67
5-2	External Interrupt Timing (V _{DD} = 5.0 Vdc)	
5-3	External Interrupt Timing (V _{DD} = 3.3 Vdc)	70
5-4	Reset/Interrupt Vector Addresses	73
7-1	Port A Pin Operation	84
7-2	Port B Pin Operation	87
7-3	Port C Pin Operation	90
7-4	Port D Pin Operation	93
9-1	Timer Characteristics (V _{DD} = 5.0 Vdc)	105
9-2	Timer Characteristics (V _{DD} = 3.3 Vdc)	
9-3	Timer Interrupt Sources	
10-1	SIOP Timing (V _{DD} = 5.0 Vdc)	124
10-2	SIOP Timing (V _{DD} = 3.3 Vdc)	
	- · ·	

MC68HC705P9 — Rev. 4.0

Freescale Semiconductor, Inc.

List of Tables

lable	litle	Page
	ADC Characteristics (V _{DD} = 5.0 Vdc)	
11-2	ADC Input Channel Selection	135
14-1	Order Numbers	151

Technical Data — MC68HC705P9

Section 1. General Description

1.1 Contents

1.2	Features	21
1.3	Programmable Options	22
1.4	Structure	23

1.2 Features

Features of the MC68HC705P9 include:

- Four peripheral modules
 - 16-bit input capture/output compare timer
 - Synchronous serial I/O port (SIOP)
 - 4-channel, 8-bit analog-to-digital converter (ADC)
 - Computer operating properly (COP) watchdog
- 20 bidirectional input/output (I/O) port pins and one input-only port pin
- On-chip oscillator with connections for:
 - Crystal
 - Ceramic resonator
 - External clock
- 2104 bytes of EPROM/OTPROM
 - 48 bytes of page zero EPROM/OTPROM
 - Eight locations for user vectors

MC68HC705P9 — Rev. 4.0

General Description

- 128 bytes of user RAM
- Bootloader ROM
- Memory-mapped I/O registers
- Fully static operation with no minimum clock speed
- Power-saving stop, wait, and data-retention modes
- Available packages:
 - 28-pin plastic dual in-line package (PDIP)
 - 28-pin small outline integrated circuit (SOIC)
 - 28-pin ceramic dual in-line package (CERDIP)

1.3 Programmable Options

The options in **Table 1-1** are programmable in the mask option register.

Table 1-1. Programmable Options

Feature	Option
COP watchdog	Enabled or Disabled
External interrupt pin triggering	Negative-edge triggering only or Negative-edge and low-level triggering
SIOP data format	MSB first or LSB first

1.4 Structure




Figure 1-1. MC68HC705P9 Block Diagram

MOTOROLA

General Description

Technical Data — MC68HC705P9

Section 2. Pin Descriptions

2.1 Contents

2.2	Pin Assignments26
2.3	Pin Functions
2.3.1	V _{DD} and V _{SS}
2.3.2	OSC1 and OSC2
2.3.2.	1 Crystal Connections27
2.3.2.2	Ceramic Resonator Connections
2.3.2.3	B External Clock Connections28
2.3.3	RESET
2.3.4	IRQ/V _{PP}
2.3.5	PA7–PA0
2.3.6	PB7/SCK-PB5/SDO29
2.3.7	PC7/V _{RH} –PC0
2.3.8	PD7/TCAP and PD529
2.3.9	TCMP

MC68HC705P9 — Rev. 4.0

Pin Descriptions

2.2 Pin Assignments




Figure 2-1. Pin Assignments

2.3 Pin Functions

2.3.1 V_{DD} and V_{SS}

 V_{DD} and V_{SS} are the power supply and ground pins. The MCU operates from a single 5-V power supply.

Very fast signal transitions occur on the MCU pins, placing high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU as Figure 2-2 shows. Place the bypass capacitors as close as possible to the MCU. C2 is an




Figure 2-2. Bypassing Recommendation

optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.

2.3.2 OSC1 and OSC2

The OSC1 and OSC2 pins are the connections for the on-chip oscillator. The oscillator can be driven by any of the following:

- Crystal
- Ceramic resonator
- External clock signal

The frequency of the on-chip oscillator is f_{OSC} . The MCU divides the internal oscillator output by two to produce the internal clock with a frequency of f_{OP} .

2.3.2.1 Crystal Connections

The circuit in Figure 2-3 shows a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.




Figure 2-3. Crystal Connections

NOTE:

Use an AT-cut crystal. Do not use a strip or tuning fork crystal. The MCU may overdrive or have the incorrect characteristic impedance for a strip or tuning fork crystal.

MC68HC705P9 — Rev. 4.0

Pin Descriptions

2.3.2.2 Ceramic Resonator Connections

To reduce cost, use a ceramic resonator in place of the crystal. Figure 2-4 shows a ceramic resonator circuit. For the values of any external components, follow the recommendations of the resonator manufacturer. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the resonator and capacitors as close as possible to the pins.





Figure 2-4. Ceramic Resonator
Connections

NOTE:

Because the frequency stability of ceramic resonators is not as high as that of crystal oscillators, using a ceramic resonator may degrade the performance of the ADC.

2.3.2.3 External Clock Connections

An external clock from another CMOS-compatible device can drive the OSC1 input, with the OSC2 pin unconnected, as Figure 2-5 shows.



2.3.3 **RESET**

A logic zero on the RESET pin forces the MCU to a known startup state. The RESET pin input circuit contains an internal Schmitt trigger to improve noise immunity.

Figure 2-5. External Clock
Connections

Pin Descriptions
Pin Functions

2.3.4 ĪRQ/√_{PP}

The \overline{IRQ}/V_{PP} pin has the following functions:

- Applying asynchronous external interrupt signals
- Applying V_{PP}, the EPROM/OTPROM programming voltage

2.3.5 PA7-PA0

PA7–PA0 are general-purpose bidirectional I/O port pins. Use data direction register A to configure port A pins as inputs or outputs.

2.3.6 PB7/SCK-PB5/SDO

Port B is a 3-pin bidirectional I/O port that shares its pins with the SIOP. Use data direction register B to configure port B pins as inputs or outputs.

2.3.7 PC7/V_{RH}-PC0

Port C is an 8-pin bidirectional I/O port that shares five of its pins with the ADC. Use data direction register C to configure port C pins as inputs or outputs.

2.3.8 PD7/TCAP and PD5

Port D is a 2-pin I/O port that shares one of its pins with the capture/compare timer. Use data direction register D to configure port D pins as inputs or outputs.

2.3.9 TCMP

The TCMP pin is the output compare pin for the capture/compare timer.

MC68HC705P9 — Rev. 4.0

Pin Descriptions

Technical Data — MC68HC705P9

Section 3. Memory

3.1 Contents

3.2	Features	31
3.3	Memory Map	32
3.4	Input/Output Register Summary	33
3.5	RAM	36
3.6	EPROM/OTPROM	.37
3.6.1	EPROM/OTPROM Programming	37
3.6.1.	1 EPROM Programming Register	38
3.6.1.2	Bootloader ROM	39
3.6.2	EPROM Erasing	41
3.7	Mask Option Register	42

3.2 Features

Features include:

- 2104 bytes of EPROM/OTPROM
 - 48 bytes of page zero EPROM/OTPROM
 - Eight locations for user vectors
- 128 bytes of user RAM
- Bootloader ROM

MC68HC705P9 — Rev. 4.0

Memory

3.3 Memory Map




Figure 3-1. Memory Map

Memory Input/Output Register Summary

3.4 Input/Output Register Summary

Addr.	Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0000	Port A Data Register (PORTA)	Read: Write:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	See page 83.	Reset:				Unaffecte	d by reset			
\$0001	Port B Data Register	Read:	PB7	PB6	PB5	0	0	0	0	0
\$000 I	(PORTB)	Write:	PD/	PDO	PBO					
	See page 85.					Unaffecte	d by reset			PA0
\$0002	Port C Data Register	Read:	PC7	PC6	DCE	PC5 PC4 PC3 PC2	DC1 D(DCO		
φ0002	(PORTC)	Write:	F 07	FCU	F C 3		PC3	PC2	PC1	PCU
	See page 89.	Reset:				Unaffecte	d by reset			
\$0003	Port D Data Register	Read:	PD7	0	PD5	1	0	0	0	0
φ0003	(PORTD)	Write:	F D I		FD3					
	See page 92.	Reset:				Unaffecte	d by reset			
\$0004	Report Pata Direction Register A	Read:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRAO
φοσοτ	(DDRA)	Write:	DDIVIT	DDIVIO	DDIVIO	БЫЛТ	DDIVIO	DDIVIZ	DDIVI	DDIVIO
	See page 83.	Reset:	0	0	0	0	0	0	0	
\$0005	Data Direction Register B	Read:	DDRB7	DDRB6	DDRB5	0	0	0	0	0
ΨΟΟΟΟ	(DDRB) See page 86.	Write:	DDND7	DDINDO	DDINDO					
	See page oo.	Reset:	0	0	0	0	0	0	0	0
\$0006	Data Direction Register C	Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	
Ψ0000	(DDRC) See page 89.	Write:	BBROT	BBITOO	BBITOO	BBITOT	BBITOO	DDITOL	BBITOT	BBROO
	3ee page 67.	Reset:	0	0	0	0	0	0	0	0
\$0007	Data Direction Register D	Read:	0	0	DDRD5	0	0	0	0	0
Ψ000.	(DDRD)	Write:			551150					
	See page 92.	Reset:	0	0	0	0	0	0	0	0
				- اسمساما	monto d		Dana= :-	. d	II IIma#	aatad
				= Unimplemented		R = Reserved $U = Unaffected$				ecieu

Figure 3-2. I/O Register Summary (Sheet 1 of 4)

MC68HC705P9 — Rev. 4.0

Technical Data

MOTOROLA

Memory




Figure 3-2. I/O Register Summary (Sheet 2 of 4)

Memory Input/Output Register Summary




Figure 3-2. I/O Register Summary (Sheet 3 of 4)

MC68HC705P9 — Rev. 4.0

MOTOROLA

Memory




Figure 3-2. I/O Register Summary (Sheet 4 of 4)

3.5 **RAM**

The 128 addresses from \$0080–\$00FF are RAM locations. The CPU uses the top 64 RAM addresses, \$00C0–\$00FF, as the stack. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements when the CPU stores a byte on the stack and increments when the CPU retrieves a byte from the stack.

NOTE:

Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

Technical Data MC68HC705P9 — Rev. 4.0

36

3.6 EPROM/OTPROM

An MCU with a quartz window has 2104 bytes of erasable, programmable ROM (EPROM). The quartz window allows EPROM erasure with ultraviolet light.

NOTE:

Keep the quartz window covered with an opaque material except when programming the MCU. Ambient light may affect MCU operation.

In an MCU without the quartz window, the EPROM cannot be erased and serves as 2104 bytes of one-time programmable ROM (OTPROM). The following addresses are user EPROM/OTPROM locations:

- \$0020-\$004F
- \$0100-\$08FF
- \$1FF8—\$1FFF (reserved for user-defined interrupt and reset vectors)

The mask option register (MOR) is an EPROM/OTPROM location at address \$0900.

3.6.1 EPROM/OTPROM Programming

The two ways to program the EPROM/OTPROM are:

- Manipulating the control bits in the EPROM programming register to program the EPROM/OTPROM on a byte-by-byte basis
- Activating the bootloader ROM to download the contents of an external memory device to the on-chip EPROM/OTPROM

MC68HC705P9 — Rev. 4.0

Memory

3.6.1.1 EPROM Programming Register

The EPROM programming register contains the control bits for programming the EPROM/OTPROM.

\$001C	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	0	0	0	0	LATCH	0	EPGM
Write:	R	R	R	R	R	LATON	R	EFGIVI
Reset:	0	0	0	0	0	0	0	0
	R = Reserv	ved						

Figure 3-3. EPROM Programming Register (EPROG)

LATCH — EPROM Bus Latch

This read/write bit latches the address and data buses for EPROM/OTPROM programming. Clearing the LATCH bit automatically clears the EPGM bit. EPROM/OTPROM data cannot be read while the LATCH bit is set. Resets clear the LATCH bit.

- 1 = Address and data buses configured for EPROM/OTPROM programming
- 0 = Address and data buses configured for normal operation

EPGM bit— EPROM Programming

This read/write bit applies the voltage from the \overline{IRQ}/V_{PP} pin to the EPROM/OTPROM. To write the EPGM bit, the LATCH bit must already be set. Clearing the LATCH bit also clears the EPGM bit. Resets clear the EPGM bit.

- 1 = EPROM/OTPROM programming power switched on
- 0 = EPROM/OTPROM programming power switched off

NOTE: Writing logic ones to both the LATCH and EPGM bits with a single instruction sets LATCH and clears EPGM. LATCH must be set first by a separate instruction.

Bits 7-3 and Bit 1— Reserved

Bits 7–3 and bit 1 are factory test bits that always read as logic zeros.

Take the following steps to program a byte of EPROM/OTPROM:

- 1. Apply 16.5 V to the \overline{IRQ}/V_{PP} pin.
- 2. Set the LATCH bit.
- 3. Write to any EPROM/OTPROM address.
- 4. Set the EPGM bit for a time, t_{EPGM}, to apply the programming voltage.
- Clear the LATCH bit.

3.6.1.2 Bootloader ROM

The bootloader ROM, located at addresses \$1F00—\$1FEF, contains routines for copying an external EPROM to the on-chip EPROM/OTPROM.

The bootloader copies to the following EPROM/OTPROM addresses:

- \$0020-\$004F
- \$0100-\$0900
- \$1FF0-\$1FFF

The addresses of the code in the external EPROM must match the MC68HC705P9 addresses. The bootloader ignores all other addresses.

Figure 3-4 shows the circuit for downloading to the on-chip EPROM/OTPROM from a 2764 EPROM. The bootloader circuit includes an external 12-bit counter to address the external EPROM. Operation is fastest when unused external EPROM addresses contain \$00. The bootloader function begins when a rising edge occurs on the \overline{RESET} pin while the V_{PP} voltage is on the \overline{IRQ}/V_{PP} pin, and the PD7/TCAP pin is at logic one.




Figure 3-4. Bootloader Circuit

The logical states of the PC4/AN2 and PC3/AN3 pins select the bootloader function, as **Table 3-1** shows.

Table 3-1. Bootloader Function Selection

PC4/AN2	PC3/AN3	Function
1	1	Program and verify
1	0	Verify only

Technical Data

40

MC68HC705P9 — Rev. 4.0

Go to: www.freescale.com

Complete the following steps to bootload the MCU:

- 1. Turn off all power to the circuit.
- 2. Install the EPROM containing the code to be downloaded.
- 3. Install the MCU.
- 4. Select the bootloader function:
 - a. Open switches S2 and S3 to select the program and verify function.
 - b. Open only switch S2 to select only the verify function.
- 5. Close switch S1.
- 6. Turn on the V_{DD} power supply.

CAUTION: Turn on the V_{DD} power supply **before** turning on the V_{PP} power supply.

- 7. Turn on the V_{PP} power supply.
- Open switch S1. The bootloader code begins to execute. If the PROGRAM function is selected, the PROGRAM LED turns on during programming. If the VERIFY function is selected, the VERIFY LED turns on when verification is successful. The PROGRAM and VERIFY functions take about 10 seconds.
- 9. Close switch S1.
- 10. Turn off the V_{PP} power supply.

CAUTION: Turn off the V_{PP} power supply **before** turning off the V_{DD} power supply.

11. Turn off the V_{DD} power supply.

3.6.2 EPROM Erasing

The erased state of an EPROM bit is zero. Erase the EPROM by exposing it to 15 Ws/cm² of ultraviolet light with a wavelength of 2537 angstroms. Position the ultraviolet light source one inch from the EPROM. Do not use a shortwave filter.

Cerdip packages have a transparent window for erasing the EPROM with ultraviolet light. In the windowless PDIP and SOIC packages, the 2104 EPROM bytes function as one-time programmable ROM (OTPROM).

MC68HC705P9 — Rev. 4.0

3.7 Mask Option Register

The mask option register (MOR) is an EPROM/OTPROM byte that is programmable only with the bootloader function. The MOR controls:

- LSB first or MSB first SIOP data transfer
- Edge-triggered or edge- and level-triggered external interrupt pin
- Enabled or disabled COP watchdog

To program the MOR, use the 5-step procedure given in **3.6.1.1 EPROM Programming Register**. Write to address \$0900 in step 3.




Figure 3-5. Mask Option Register (MOR)

SIOP — Serial I/O Port

The SIOP bit controls the shift direction into and out of the SIOP shift register.

- 1 = SIOP data transferred LSB first (bit 0 first)
- 0 = SIOP data transferred MSB first (bit 7 first)

IRQ — Interrupt Request

The IRQ bit makes the external interrupt function of the IRQ/V_{PP} pin level-triggered as well as edge-triggered.

- 1 = IRQ/V_{PP} pin negative-edge triggered and low-level triggered
- $0 = \overline{IRQ}/V_{PP}$ pin negative-edge triggered only

COPE — COP Enable

COPE enables the COP watchdog. In applications that have wait cycles longer than the COP watchdog timeout period, the COP watchdog can be disabled by not programming the COPE bit to logic one.

- 1 = COP watchdog enabled
- 0 = COP watchdog disabled

Technical Data MC68HC705P9 — Rev. 4.0

Go to: www.freescale.com

Technical Data — MC68HC705P9

Section 4. Central Processor Unit (CPU)

4.1 Contents

4.2	Features
4.3	Introduction
4.4	CPU Control Unit
4.5	Arithmetic/Logic Unit45
4.6	CPU Registers
4.6.1	Accumulator
4.6.2	Index Register
4.6.3	Stack Pointer
4.6.4	Program Counter
4.6.5	Condition Code Register
4.7	Instruction Set49
4.7.1	Addressing Modes
4.7.1.1	
4.7.1.2	2 Immediate
4.7.1.3	B Direct
4.7.1.4	Extended
4.7.1.5	Indexed, No Offset
4.7.1.6	Indexed, 8-Bit Offset
4.7.1.7	Indexed, 16-Bit Offset52
4.7.1.8	Relative
4.7.2	Instruction Types
4.7.2.1	
4.7.2.2	
4.7.2.3	Jump/Branch Instructions55
4.7.2.4	Bit Manipulation Instructions
4.7.2.5	Control Instructions
4.7.3	Instruction Set Summary
4.8	Opcode Map

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

4.2 Features

Features include:

- 2.1-MHz bus frequency
- 8-bit accumulator
- 8-bit index register
- 13-bit program counter
- 6-bit stack pointer
- Condition code register with five status flags
- 62 instructions
- Eight addressing modes
- Power-saving stop, wait, and data-retention modes

4.3 Introduction

The central processor unit (CPU) consists of a CPU control unit, an arithmetic/logic unit (ALU), and five CPU registers. The CPU control unit fetches and decodes instructions. The ALU executes the instructions. The CPU registers contain data, addresses, and status bits that reflect the results of CPU operations.

4.4 CPU Control Unit

The CPU control unit fetches and decodes instructions during program operation. The control unit selects the memory locations to read and write and coordinates the timing of all CPU operations.

Technical Data

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)
Arithmetic/Logic Unit




Figure 4-1. CPU Programming Model

4.5 Arithmetic/Logic Unit

The arithmetic/logic unit (ALU) performs the arithmetic, logic, and manipulation operations decoded from the instruction set by the CPU control unit. The ALU produces the results called for by the program and sets or clears status and control bits in the condition code register (CCR).

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

4.6 CPU Registers

The M68HC05 CPU contains five registers that control and monitor MCU operation:

- Accumulator
- Index register
- Stack pointer
- Program counter
- Condition code register

CPU registers are not memory mapped.

4.6.1 Accumulator

The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and the results of arithmetic and logic operations.



Figure 4-2. Accumulator (A)

4.6.2 Index Register

The index register can be used for data storage or as a counter. In the indexed addressing modes, the CPU uses the byte in the index register to determine the effective address of the operand.



Figure 4-3. Index Register (X)

Central Processor Unit (CPU)

CPU Registers

4.6.3 Stack Pointer

The stack pointer is a 16-bit register that contains the address of the next stack location to be used. During a reset or after the reset stack pointer instruction (RSP), the stack pointer is preset to \$00FF. The address in the stack pointer decrements after a byte is stacked and increments before a byte is unstacked.




Figure 4-4. Stack Pointer (SP)

The 10 most significant bits of the stack pointer are permanently fixed at 0000000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations; an interrupt uses five locations.

MOTOROLA

Central Processor Unit (CPU)

4.6.4 Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. The three most significant bits of the program counter are ignored internally and appear as 000.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 4-5. Program Counter (PC)

4.6.5 Condition Code Register

The condition code register is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of the instruction just executed.




Figure 4-6. Condition Code Register (CCR)

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD or ADC operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations.

Central Processor Unit (CPU) Instruction Set

I — Interrupt Mask

Setting the interrupt mask disables interrupts. If an interrupt request occurs while the interrupt mask is logic zero, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. Normally, the CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can be cleared only by a software instruction.

N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag.

4.7 Instruction Set

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

4.7.1 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

4.7.1.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

4.7.1.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

4.7.1.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

Central Processor Unit (CPU) Instruction Set

4.7.1.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

4.7.1.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

4.7.1.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

4.7.1.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

4.7.1.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

4.7.2 Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions
- Read-Modify-Write Instructions
- Jump/Branch Instructions
- Bit Manipulation Instructions
- Control Instructions

Central Processor Unit (CPU) Instruction Set

4.7.2.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 4-1. Register/Memory Instructions

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

4.7.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE: Do not use read-modify-write operations on write-only registers.

Table 4-2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	COM
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

^{1.} Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

^{2.} TST is an exception to the read-modify-write sequence because it does not write a replacement value.

Central Processor Unit (CPU) Instruction Set

4.7.2.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

Table 4-3. Jump and Branch Instructions

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	ВНСС
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if IRQ Pin High	BIH
Branch if IRQ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS

Continued on next page

MC68HC705P9 — Rev. 4.0

MOTOROLA

Central Processor Unit (CPU)

Table 4-3. Jump and Branch Instructions (Continued)

Instruction	Mnemonic
Branch if Interrupt Mask Clear	ВМС
Branch if Minus	ВМІ
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

4.7.2.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 4-4. Bit Manipulation Instructions

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

These instructions act on CPU registers and control CPU operation during program execution.

Table 4-5. Control Instructions

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

Central Processor Unit (CPU)

4.7.3 Instruction Set Summary

Table 4-6. Instruction Set Summary (Sheet 1 of 6)

					Effect on				e	σ	·^
Source	Operation	Description	C				•	lres ode	Opcode	Operand	Cycles
Form		•	Н	I	N	Z	С	Address Mode	do	Ope	င်
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	ţ	_	‡	‡	ţ	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh II ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	ţ		ţ	ţ	ţ	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh II ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$		_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)	© - 0 b0	_		Į.	Į.	Į.	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right	b7 b0	_	_	‡	‡	ţ	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? C = 0$	_	_	_	_	_	REL	24	rr	3
BCLR n opr	Clear Bit n	Mn ← 0		_				DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	13 15 17 19 1B 1D	dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + rel? C = 1	_	<u> </u>	_	_	_	REL	25	rr	3
BEQ rel	Branch if Equal	PC ← (PC) + 2 + rel ? Z = 1	_	<u> </u>	_	_	_	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? H = 0$	_	_	_	_	_	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	PC ← (PC) + 2 + rel? H = 1	_		_	_	_	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel ? C \lor Z = 0$				_	_	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel? C = 0$			_	_	_	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	$PC \leftarrow (PC) + 2 + rel ? IRQ = 1$	<u> </u>	-	<u> </u>	<u> </u>	-	REL	2F	rr	3

Central Processor Unit (CPU) Instruction Set

Table 4-6. Instruction Set Summary (Sheet 2 of 6)

Source	Operation	Description	E		Fiffect on CCR PAGES POW W			Opcode	Operand	Cycles	
Form	oporation.	2000 iption	Н	ı	N	Z	С	Add	odo	Ope	င်
BIL rel	Branch if IRQ Pin Low	PC ← (PC) + 2 + rel ? IRQ = 0	_	_	_		_	REL	2E	rr	3
BIT #opr BIT opr BIT opr BIT opr,X BIT opr,X BIT ,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)		_	Į.	ţ	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh II ee ff ff	
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel? C = 1	_	_	_	_	_	REL	25	rr	3
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 1$	_	_	_	_	_	REL	23	rr	3
BMC rel	Branch if Interrupt Mask Clear	PC ← (PC) + 2 + rel? I = 0	_	_	_		_	REL	2C	rr	3
BMI rel	Branch if Minus	PC ← (PC) + 2 + rel? N = 1	_	_	_		_	REL	2B	rr	3
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel? I = 1	_	_	_		_	REL	2D	rr	3
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 0$	_	_	_	_	_	REL	26	rr	3
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$	_	_	_	_	_	REL	2A	rr	3
BRA rel	Branch Always	PC ← (PC) + 2 + rel ? 1 = 1	_	_	_	_	_	REL	20	rr	3
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + rel? Mn = 0					‡	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	05 07 09 0B 0D	dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5
BRN rel	Branch Never	PC ← (PC) + 2 + rel ? 1 = 0	_	_	_	_	_	REL	21	rr	3
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + rel ? Mn = 1					ţ	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	04 06 08 0A 0C	dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5
BSET n opr	Set Bit n	Mn ← 1	_	_			_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	12 14 16 18 1A 1C	dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5 5
BSR rel	Branch to Subroutine	$PC \leftarrow (PC) + 2; push (PCL)$ $SP \leftarrow (SP) - 1; push (PCH)$ $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	_	_	_	_	_	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0	_	_	_	_	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	_	0	_	_	<u> </u>	INH	9A		2

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

Table 4-6. Instruction Set Summary (Sheet 3 of 6)

Source	Operation	Description	I	Effect on CCR		Effect on CCR																Address Mode	Opcode	Operand	Cycles
Form	o por uno	2000	Н	I	N	Z	С	Add	odo	Ope	Š														
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	$\begin{array}{l} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ \end{array}$	_	_	0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5														
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	_	_	ţ	ţ	‡	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1	ii dd hh II ee ff ff															
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (A) \\ X \leftarrow (\overline{X}) = \$FF - (X) \\ M \leftarrow (\overline{M}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	_		ţ	ţ	1	DIR INH INH IX1 IX	33 43 53 63 73	dd	5 3 3 6 5														
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	_	_	ţ	ţ	‡	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3																
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) - 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \end{aligned}$	_	_	ţ	ţ	_	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5														
EOR #opr EOR opr EOR opr,X EOR opr,X EOR,X	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$	_		ţ	ţ		IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8		2 3 4 5 4 3														
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) + 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) + 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \end{aligned}$	_	_	ţ	ţ	_	DIR INH INH IX1 IX	3C 4C 5C 6C 7C		5 3 3 6 5														
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address		_	_		_	DIR EXT IX2 IX1 IX	BC CC DC EC FC	hh II ee ff ff	2 3 4 3 2														

Central Processor Unit (CPU) Instruction Set

Table 4-6. Instruction Set Summary (Sheet 4 of 6)

Source	Operation	Description		Eff	ect		n	Address Mode	Opcode	Operand	Cycles
Form	o por auton	2000	Н	I	N	Z	С	Add	do	Ope	Š
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$\begin{aligned} & PC \leftarrow (PC) + n \; (n = 1, 2, or \; 3) \\ & Push \; (PCL); \; SP \leftarrow (SP) - 1 \\ & Push \; (PCH); \; SP \leftarrow (SP) - 1 \\ & PC \leftarrow Effective \; Address \end{aligned}$	_	_	_	_	_	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh II ee ff ff	5 6 7 6 5
LDA #opr LDA opr LDA opr,X LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	_	_	ţ	ţ	_	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr, LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)	_	_	ţ	ţ	_	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	_	_	ţ	ţ	ţ	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right	0 - C b7 b0	_	_	0	ţ	ţ	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	_	_	_	0	INH	42		11
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$\begin{array}{l} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$	_	_	ţ	ţ	ţ	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 6 5
NOP	No Operation			_	_	_	_	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	_	_	ţ	ţ	_	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit	b7 b0	_	_	ţ	ţ	ţ	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5

MC68HC705P9 — Rev. 4.0

Central Processor Unit (CPU)

Table 4-6. Instruction Set Summary (Sheet 5 of 6)

Source	Operation Description	Description	I		ect on CCR			Address Mode	Opcode	Operand	Cycles
Form	F 11 22 22 22 22 22 22 22 22 22 22 22 22		Н	I	N	Z	С	Adc	op	Ope	ပ်
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0	_	_	ţ	‡	1	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF	_	_	_	_	_	INH	9C		2
RTI	Return from Interrupt	$\begin{array}{c} SP \leftarrow (SP) + 1; Pull (CCR) \\ SP \leftarrow (SP) + 1; Pull (A) \\ SP \leftarrow (SP) + 1; Pull (X) \\ SP \leftarrow (SP) + 1; Pull (PCH) \\ SP \leftarrow (SP) + 1; Pull (PCL) \end{array}$	ţ	‡	ţ	‡	1	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)	_		_	_	_	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$		_	ţ	‡	ţ	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1		_	_	_	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	_	1	_	_	_	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	_	_	ţ	‡	_	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		_	0	_	_	_	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	$M \leftarrow (X)$	_	_	ţ	‡	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh II ee ff ff	4 5 6 5 4
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	A ← (A) − (M)		_	ţ	ţ	1	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh II ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1; \ Push \ (PCL) \\ SP \leftarrow (SP) - 1; \ Push \ (PCH) \\ SP \leftarrow (SP) - 1; \ Push \ (X) \\ SP \leftarrow (SP) - 1; \ Push \ (A) \\ SP \leftarrow (SP) - 1; \ Push \ (CCR) \\ SP \leftarrow (SP) - 1; \ I \leftarrow 1 \\ PCH \leftarrow Interrupt \ Vector \ High \ Byte \\ PCL \leftarrow Interrupt \ Vector \ Low \ Byte \\ \end{array}$	_	1		_	_	INH	83		10

Central Processor Unit (CPU) Opcode Map

Table 4-6. Instruction Set Summary (Sheet 6 of 6)

Source	Operation	Description	I	Effe C	ec CC		n	ddress	Opcode	Operand	Cycles
Form			Н	I	N	Z	С	Ado	ď	Ope	ပ်
TAX	Transfer Accumulator to Index Register	X ← (A)	_	_	_	_	_	INH	97		2
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) - \$00		_	ţ	‡	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	A ← (X)	-	_		_	_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts			1		_	_	INH	8F		2

Α	Accumulator	opr	Operand (one or two bytes)
С	Carry/borrow flag	PC	Program counter
CCR	Condition code register	PCH	Program counter high byte
dd	Direct address of operand	PCL	Program counter low byte
dd rr	Direct address of operand and relative offset of branch instruction	REL	Relative addressing mode
DIR	Direct addressing mode	rel	Relative program counter offset byte
ee ff	High and low bytes of offset in indexed, 16-bit offset addressing	rr	Relative program counter offset byte
EXT	Extended addressing mode	SP	Stack pointer
ff	Offset byte in indexed, 8-bit offset addressing	Χ	Index register
Н	Half-carry flag	Z	Zero flag
hh II	High and low bytes of operand address in extended addressing	#	Immediate value
- 1	Interrupt mask	^	Logical AND
ii	Immediate operand byte	V	Logical OR
IMM	Immediate addressing mode	\oplus	Logical EXCLUSIVE OR
INH	Inherent addressing mode	()	Contents of
IX	Indexed, no offset addressing mode	-()	Negation (two's complement)
IX1	Indexed, 8-bit offset addressing mode	\leftarrow	Loaded with
IX2	Indexed, 16-bit offset addressing mode	?	If
M	Memory location	:	Concatenated with
N	Negative flag	‡	Set or cleared
n	Any bit	_	Not affected

4.8 Opcode Map

See Table 4-7.

MC68HC705P9 — Rev. 4.0

Table 4-7. Opcode Map

Freescale Semiconductor, Inc.

Central Processor Unit (CPU)

			MSB / LSB	0 × ×	ь <u>х</u>	C 3 S	8 ×	ε ^Δ Χ	T 3 5	8 3 6 × ×	4 × ×	8 × × × ×	6 × ×	4 × ×	B ⊗	c c	R 5 X	× 3 E	х 4 х न		
		<u>Σ</u>	- E	JB 4 SUB	4 CMP	sc 4 SBC	CPX 4 CPX	ID AND	T 4 BIT	A 4 LDA	A STA	18 EOR	C 4 ADC	tA ORA	D ADD	3 JMP	R JSR	1X 4 LDX	$\begin{array}{c} x \\ x \\ 1x1 \end{array}$ STX	decimal	
	Ļ	2 IX1	В	B SUB	P CMP	C 5 SBC	5 X2 2	5 X2 2	г 5 IX2 2	A LDA IX2 2 I	A STA IX2 2	R EOR	C 5 ADC IX2 2	A ORA	D 5 ADD IX2 2 I	P 4 JMP	T JSR	X 5 LDX IX2 2	$\begin{array}{c} x \\ x \\ x_2 _2 \end{array}$ STX	MSB of Opcode in Hexadecima	
Monday.		T IX2	D	$\frac{4}{\text{SUB}}$ SUB	P CMP EXT 3 L	C 4 SBC	$ \begin{array}{c c} \text{CPX} & 4 \\ \text{CPX} \\ \text{EXT} & 3 \end{array} $	AND AND EXT 3	r EXT 3	LDA LDA EXT 3	STA STA STA	EOR EOR	ADC 4 ADC EXT 3	ORA 4 ORA EXT	ADD ADD EXT 3	JMP JMP EXT 3	JSR SXT 3	$ \begin{array}{c c} & 4 & \text{LDX} \\ & \text{LDX} \\ & \text{EXT} & 3 & 1 \end{array} $	$ \begin{array}{c c} \text{STX} & 5 \\ \text{EXT} & 3 \end{array} $	s of Opcod	
200	F	R EXT	C .	$\frac{3}{SUB}$ SU DIR $\frac{3}{3}$	S	C SBC	CPX CP DIR 3	_	_	LDA LD DIR 3					_	2 01R 3	JSR JSI DIR		STX ST DIR 3	_	
	ŀ	IMM DIR	АВ	SUB 2 SU IMM 2	CMP CMP IMM 2 CMP	$\frac{2}{\text{SBC}} = \frac{2}{\text{SBC}}$	$\frac{2}{\text{CPX}} \frac{2}{\text{CP}}$			LDA 2 LD IMM 2		EOR EO IMM 2	$\frac{2}{ADC} \frac{2}{IMM} = \frac{AD}{AD}$			JMP 2 E	BSR JS REL 2	$ \begin{array}{c c} & 2 & \text{LDX} \\ & \text{IMM} & 2 & \text{E} \end{array} $		MSB /	
<u> </u>		INH HNI	6		2 G	SB	CF CF	2 A	BIT 2	2 LE	TAX 2 INH	CLC EC	$\frac{2}{SEC}$ AD INH 2	$\frac{2}{\text{CLI}} \frac{2}{\text{OF}}$	SEI AD	RSP 2	NOP BS		TXA INH	 	
1034000	Olltic	H	8	RTI 9 INH	RTS 6		SWI INH					D L	SI SI		\		ž	STOP INH	WAIT $\frac{2}{100}$ T;		
		= ×	7	NEG 5			COM 5 S	LSR 5		ROR 1X	ASR 1X	ASL/LSL IX	ROL 5	DEC 5		INC 5	4 TST XI	S 1	CLR 5 W		
	e e	IX1	9	NEG 6 IX1			$\begin{array}{c} 6 \\ \text{COM} \\ \text{IX1} \end{array}$			ROR 6 F		ASL/LSL AS	ROL 6 F	_		INC 6 IX1	TST 5		CLR 6 C		
S. Modifu Write	nodily-wri	¥	2	NEGX 3			COMX COMX INH 2	3 LSRX INH2		RORX I	ASRX ,	ASLX/LSLX AS	ROLX INH2	DECX 3		INCX INH2	TSTX INH2		CLRX 3 INH 2		
7 7000	reau-ii	Ŧ	4	NEGA 1		MUL INH	COMA (INH 1	LSRA INH 1		3 RORA FINH 1	3 ASRA ,	3 ASLA/LSLA AS 1 INH 1	ROLA INH 1	DECA 1		INCA INH 1	TSTA INH 1		CLRA INH 1	e Vo Offset	
	-	DIR	3	NEG 5 DIR 1		-	COM DIR 1			S ROR DIR 1	5 ASR DIR 1		ROL DIR 1			INC 5			CLR DIR 1	REL = Relative IX = Indexed: No Offset	
donor	Drancn	REL	2	BRA BEL 2	BRN 3	BHI BHI	BLS 2	BCC 3	BCS/BLO REL	BNE 3	BEQ 3	BHCC ASL/LSL REL 2 DIR	BHCS 2	BPL BPL 2	BMI 3	BMC 3	BMS 2	BIL PIL REL	BIH 3		
		DIR	-	BSET0 2 DIR 2	BCLR0 2 DIR 2	BSET1 2 DIR 2	BCLR1	BSET2 2 DIR 2	BCLR2 BCS/BLO	BSET3	5 BCLR3 2 DIR 2	BSET4 E	BCLR4 2 DIR 2	BSET5 2 DIR 2	BCLR5 2 DIR 2	BSET6 2 DIR 2	BCLR6 2 DIR 2	BSET7 2 DIR 2	BCLR7 2 DIR 2	rent	
in M	Dit manipulation	DIR	0	BRSET0 18	BRCLR0 3 DIR 2	BRSET1 3 DIR 2	BRCLR1 3 DIR 2	BRSET2 3 DIR	BRCLR2 3 DIR 2	BRSET3 3 DIR 2	5 BRCLR3 3 DIR 2	BRSET4 E	BRCLR4 3 DIR 2	BRSET5 3 DIR	BRCLR5	BRSET6 3 DIR 2	BRCLR6	BRSET7 3 DIR	BRCLR7 3 DIR 2	INH = Inherent IMM = Immediate	
_			MSB	0	-	7	က	4	2	ဖ	7	8	6	4	B	ပ	۵	Е	ш		

Technical Data

MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 5. Resets and Interrupts

5.1 Contents

Resets66
Power-On Reset66
External Reset
COP Watchdog Reset
Low-Voltage Protection
Interrupts
Software Interrupt69
External Interrupt
Timer Interrupts
1 Input Capture Interrupt71
Output Compare Interrupt
Timer Overflow Interrupt71
Interrupt Processing

MC68HC705P9 — Rev. 4.0

Resets and Interrupts

5.2 Resets

A reset immediately stops the operation of the instruction being executed, initializes certain control bits, and loads the program counter with a user-defined reset vector address. The following sources can generate resets:

- Power-on reset (POR) circuit
- RESET pin
- COP watchdog





Figure 5-1. Reset Sources

5.2.1 Power-On Reset

A positive transition on the V_{DD} pin generates a power-on reset.

NOTE: The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

A 4064 t_{CYC} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the RESET pin is at logic zero at the end of $\underline{4064}\ t_{CYC}$, the MCU remains in the reset condition until the signal on the RESET pin goes to logic one.




Notes:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- 2. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 5-2. Power-On Reset Timing

5.2.2 External Reset

A logic zero applied to the $\overline{\text{RESET}}$ pin for one and one-half t_{CYC} generates an external reset. A Schmitt trigger senses the logic level at the $\overline{\text{RESET}}$ pin.



Notes:

- 1. Internal clock, internal address bus, and internal data bus are no<u>t available</u> externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 5-3. External Reset Timing

Table 5-1. External Reset Timing

Characteristic	Symbol	Min	Max	Unit
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}

MC68HC705P9 — Rev. 4.0

Resets and Interrupts

5.2.3 COP Watchdog Reset

A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. To clear the COP watchdog and prevent a COP reset, write a logic zero to bit 0 (COPC) of the COP register at location \$1FF0.

5.3 Low-Voltage Protection

A drop in power supply voltage below the minimum operating V_{DD} voltage is called a brownout condition. A brownout while the MCU is in a non-reset state can corrupt MCU operation and necessitate a power-on reset to resume operation.

The best protection against brownout is an undervoltage sensing circuit that pulls the RESET pin low when it detects a low-power supply voltage. The undervoltage sensing circuit may be made of discrete components or an integrated circuit can be used.

For information about brownout and the COP watchdog, see **Section 8. Computer Operating Properly Watchdog (COP)**.

5.4 Interrupts

The following sources can generate interrupts:

- SWI instruction
- IRQ/V_{PP} pin
- Capture/compare timer

An interrupt temporarily stops normal program execution to process a particular event. An interrupt does not stop the operation of the instruction being executed, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the CPU registers on the stack and loads the program counter with a user-defined interrupt vector address.

5.4.1 Software Interrupt

The software interrupt (SWI) instruction causes a non-maskable interrupt.

5.4.2 External Interrupt

An interrupt signal on the IRQ/ V_{PP} pin latches an external interrupt request. When the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register. If the I bit is clear, the CPU then begins the interrupt sequence.

The CPU clears the IRQ latch <u>during</u> interrupt processing, so that another interrupt signal on the <u>IRQ/VPP</u> pin can latch another interrupt request during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, <u>the CPU</u> can recognize the new interrupt request. Figure 5-4 shows the <u>IRQ/VPP</u> pin interrupt logic.




Figure 5-4. External Interrupt Logic

Setting the I bit in the condition code register disables external interrupts.

Interrupt triggering sensitivity of the \overline{IRQ}/V_{PP} pin is a programmable option. The \overline{IRQ}/V_{PP} pin can be negative-edge triggered or negative-edge- and low-level triggered. The level-sensitive triggering option allows multiple external interrupt sources to be wire-ORed to the

MC68HC705P9 — Rev. 4.0

Resets and Interrupts

IRQ/V_{PP} pin. An external interrupt request, shown in Figure 5-5, is latched as long as any source is holding the IRQ/V_{PP} pin low.




Figure 5-5. External Interrupt Timing

Table 5-2. External Interrupt Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125	_	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽²⁾	_	t _{CYC}

^{1.} V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H

Table 5-3. External Interrupt Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	250	_	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽²⁾	_	t _{CYC}

Technical Data

MC68HC705P9 — Rev. 4.0

^{2.} The minimum t_{ILIL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC}.

^{1.} V_{DD} = 3.3 Vdc $\pm 10\%$, V_{SS} = 0 Vdc, T_A = T_L to T_H 2. The minimum t_{ILIL} should not be less than the number of interrupt service routine cycles plus

Resets and Interrupts
Interrupts

5.4.3 Timer Interrupts

The capture/compare timer can generate the following interrupts:

- Input capture interrupt
- Output compare interrupt
- Timer overflow interrupt

Setting the I bit in the condition code register disables timer interrupts.

5.4.3.1 Input Capture Interrupt

An input capture interrupt request occurs if the input capture flag, ICF, becomes set while the input capture interrupt enable bit, ICIE, is also set. ICF is in the timer status register, and ICIE is in the timer control register.

5.4.3.2 Output Compare Interrupt

An output compare interrupt request occurs if the output compare flag, OCF, becomes set while the output compare interrupt enable bit, OCIE, is also set. OCF is in the timer status register, and OCIE is in the timer control register.

5.4.3.3 Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. TOF is in the timer status register, and TOIE is in the timer control register.

MC68HC705P9 — Rev. 4.0

Resets and Interrupts

5.4.4 Interrupt Processing

The CPU takes the following actions to begin servicing an interrupt:

- Stores the CPU registers on the stack in the order shown in Figure 5-6
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
 - \$1FFC and \$1FFD (software interrupt vector)
 - \$1FFA and \$1FFB (external interrupt vector)
 - \$1FF8 and \$1FF9 (timer interrupt vector)

The return from interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 5-6**.




Figure 5-6. Interrupt Stacking Order

Resets and Interrupts
Interrupts

Table 5-4. Reset/Interrupt Vector Addresses

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address
Reset	Power-On RESET Pin COP Watchdog ⁽¹⁾	None	None None None	1 1 1	\$1FFE-\$1FFF
Software Interrupt (SWI)	User Code	None	None	Same Priority as Instruction	\$1FFC-\$1FFD
External Interrupt	ĪRQ/V _{PP} Pin	None	l Bit	2	\$1FFA-\$1FFB
Timer Interrupts	ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	l Bit	3	\$1FF8-\$1FF9

^{1.} The COP watchdog is programmable in the mask option register.

Resets and Interrupts




Figure 5-7. Interrupt Flowchart

74

Go to: www.freescale.com

Technical Data — MC68HC705P9

Section 6. Low Power Modes

6.1 Contents

6.2	Stop Mode
6.3	Wait Mode7
6.4	Data-Retention Mode

6.2 Stop Mode

The STOP instruction puts the MCU in its lowest power-consumption mode and has the following effects on the MCU:

- Stops the internal oscillator, the CPU clock, and the internal clock, turning off the capture/compare timer, the COP watchdog, the SIOP, and the ADC
- Clears the I bit in the condition code register, enabling external interrupts
- Clears the ICIE, OCIE, and TOIE bits in the timer control register, disabling further timer interrupts

The STOP instruction does not affect any other registers or any I/O lines.

The following events bring the MCU out of stop mode:

- An external interrupt signal on the IRQ/V_{PP} pin A high-to-low transition on the IRQ/V_{PP} pin loads the program counter with the contents of locations \$1FFA and \$1FFB. The timer resumes counting from the last value before the STOP instruction.
- External reset A logic zero on the RESET pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. The timer begins counting from \$FFFC.


MC68HC705P9 — Rev. 4.0

When the MCU exits stop mode, processing resumes after a stabilization delay of 4064 oscillator cycles.

An active edge on the PD7/TCAP pin during stop mode sets the ICF flag when an external interrupt brings the MCU out of stop mode. An external interrupt also latches the value in the timer registers into the input capture registers.

If a reset brings the MCU out of stop mode, then an active edge on the PD7/TCAP pin during stop mode has no effect on the ICF flag or the input capture registers.

See Figure 6-1 for stop recovery timing information.



- 3. Edge- and level-triggered external interrupt mask option
- 4. Reset vector shown as example

Figure 6-1. Stop Recovery Timing

Go to: www.freescale.com

76

Figure 6-2 shows the sequence of events caused by the STOP instruction.




Figure 6-2. STOP Instruction Flowchart

Low Power Modes

6.3 Wait Mode

The WAIT instruction puts the MCU in an intermediate powerconsumption mode and has the following effects on the MCU:

- Clears the I bit in the condition code register, enabling interrupts
- Stops the CPU clock, but allows the internal clock to drive the capture/compare timer, the COP watchdog, and the ADC

The WAIT instruction does not affect any other registers or any I/O lines.

The following conditions restart the CPU clock and bring the MCU out of wait mode:

- External interrupt A high-to-low transition on the IRQ/V_{PP} pin loads the program counter with the contents of locations \$1FFA and \$1FFB.
- Timer interrupt Input capture, output compare, and timer overflow interrupt requests load the program counter with the contents of locations \$1FF8 and \$1FF9.
- COP watchdog reset A timeout of the COP watchdog resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. Software can enable timer interrupts so that the MCU can periodically exit wait mode to reset the COP watchdog.
- External reset A logic zero on the RESET pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF.

78

Figure 6-3 shows the sequence of events caused by the WAIT instruction.




Figure 6-3. WAIT Instruction Flowchart

Figure 6-4 shows the effect of the STOP and WAIT instructions on the CPU clock and the timer clock.




Figure 6-4. STOP/WAIT Clock Logic

6.4 Data-Retention Mode

In data-retention mode, the MCU retains RAM contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low-power consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

- 1. Drive the RESET pin to logic zero.
- 2. Lower the V_{DD} voltage. The RESET pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

- 1. Return V_{DD} to normal operating voltage.
- 2. Return the $\overline{\text{RESET}}$ pin to logic one.

Technical Data

MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 7. Parallel Input/Output (I/O) Ports

7.1 Contents

Introduction
Port A
Port B
Port C
Port D

7.2 Introduction

Twenty bidirectional pins and one input-only pin form four parallel input/output (I/O) ports. All the bidirectional port pins are programmable as inputs or outputs.

NOTE:

Connect any unused I/O pins to an appropriate logic level, either V_{DD} or V_{SS} . Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports

Addr.	Name:	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$0000	Port A Data Register (PORTA)	Read: Write:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	See page 83.	Reset:				Unaffecte	d by reset			
\$0001	Port B Data Register	Read:	PB7	PB6	PB5	0	0	0	0	0
\$000 I	(PORTB)	Write:	PD/	PDO	PD0					
	See page 85.	Reset:				Unaffecte	d by reset			
\$0002	Port C Data Register	Read:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Φ 0002	(PORTC)	Write:	FC/	FCU	F C 3	F 04	PC3	1 02	101	PCU
	See page 88.	Reset:				Unaffecte	d by reset			
\$0003	Port D Data Register	Read:	PD7	0	PD5	1	0	0	0	0
\$0003	(PORTD)	Write:	PD7		FD3					
	See page 91.	Reset:	Unaffected by reset							
\$0004	Data Direction Register A (DDRA)	Read: Write:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
	See page 83.	Reset:	0	0	0	0	0	0	0	0
ф000F	Data Direction Register B	Read:	DDDD7	DDDD/	DDDDE	0	0	0	0	0
\$0005	(DDRB)	Write:	DDRB7	DDRB6	DDRB5					
	See page 86.	Reset:	0	0	0	0	0	0	0	0
\$0006	Data Direction Register C	Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
\$0000	(DDRC)	Write:	DDKC1	DDRC0	DDRC3	DDKC4	DDRC3	DDRC2	DDKCI	DDRCU
	See page 89.	Reset:	0	0	0	0	0	0	0	0
\$0007	Data Direction Register D	Read:	0	0	DDRD5	0	0	0	0	0
φυσι	(DDRD)	Write:			מאטט					
	See page 92.	Reset:	0	0	0	0	0	0	0	0
				= Unimple	emented					

Figure 7-1. Parallel I/O Port Register Summary

Technical Data MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports
Port A

7.3 Port A

Port A is an 8-bit general-purpose I/O port.

7.3.1 Port A Data Register (PORTA)

The port A data register contains a latch for each of the eight port A pins.



Figure 7-2. Port A Data Register (PORTA)

PA[7:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

7.3.2 Data Direction Register A (DDRA)

Data direction register A determines whether each port A pin is an input or an output.




Figure 7-3. Data Direction Register A (DDRA)

DDRA[7:0] — Data Direction Register A Bits

These read/write bits control port A data direction. Reset clears DDRA[7:0], configuring all eight port A pins as inputs.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports

NOTE: Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1.

Figure 7-4 shows the I/O logic of port A.




Figure 7-4. Port A I/O Circuit

Writing a logic one to a DDRA bit enables the output buffer for the corresponding port A pin; a logic zero disables the output buffer.

When bit DDRAx is a logic one, reading address \$0000 reads the PAx data latch. When bit DDRAx is a logic zero, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 7-1** summarizes the operation of the port A pins.

Table 7-1. Port A Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit			
Data Direction Bit	i/O Pili Wiode	Read	Write		
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾		
1	Output	Latch	Latch		

^{1.} Hi-Z = high impedance

^{2.} Writing affects data register, but does not affect input.

Parallel Input/Output (I/O) Ports
Port B

7.4 Port B

Port B is a 3-bit I/O port that shares its pins with the serial I/O port (SIOP).

NOTE: Do not use port B for general-purpose I/O while the SIOP is enabled.

7.4.1 Port B Data Register (PORTB)

The port B data register contains a latch for each of the three port B pins.



Figure 7-5. Port B Data Register (PORTB)

PB[7:5] — Port B Data Bits

These read/write bits are software programmable bits. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

NOTE: Writing to data direction register B does not affect the data direction of port B pins that are being used by the SIOP. However, data direction register B always determines whether reading port B returns the states of the latches or the states of the pins.

SCK — Serial Clock

When the SIOP is enabled, SCK is the SIOP clock output (in master mode) or the SIOP clock input (in slave mode).

MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports

SDI — Serial Data Input

When the SIOP is enabled, SDI is the SIOP data input.

SDO — Serial Data Output

When the SIOP is enabled, SDO is the SIOP data output.

7.4.2 Data Direction Register B (DDRB)

Data direction register B determines whether each port B pin is an input or an output.

NOTE:

Enabling and then disabling the SIOP configures data direction register B for SIOP operation and can also change the port B data register. After disabling the SIOP, initialize data direction register B and the port B data register as your application requires.




Figure 7-6. Data Direction Register B (DDRB)

DDRB[7:5] — Data Direction Register B Bits

These read/write bits control port B data direction. Reset clears DDRB[7:5], configuring all three port B pins as inputs.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

NOTE:

Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.

Figure 7-7 shows the I/O logic of port B.

Parallel Input/Output (I/O) Ports
Port C




Figure 7-7. Port B I/O Logic

Writing a logic one to a DDRB bit enables the output buffer for the corresponding port B pin; a logic zero disables the output buffer.

When bit DDRBx is a logic one, reading address \$0001 reads the PBx data latch. When bit DDRBx is a logic zero, reading address \$0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 7-2** summarizes the operation of the port B pins.

Table 7-2. Port B Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit			
Data Direction Bit	I/O FIII WIOGE	Read	Write		
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾		
1	Output	Latch	Latch		

^{1.} Hi-Z = high impedance

7.5 Port C

Port C is an 8-bit I/O port that shares five of its pins with the A/D converter (ADC). The five shared pins are available for general-purpose I/O functions when the ADC is disabled.

MC68HC705P9 — Rev. 4.0

^{2.} Writing affects data register, but does not affect input.

Parallel Input/Output (I/O) Ports

7.5.1 Port C Data Register (PORTC)

The port C data register contains a latch for each of the eight port C pins.




Figure 7-8. Port C Data Register (PORTC)

PC[7:0] — Port C Data Bits

These read/write bits are software programmable. Data direction of each port C pin is under the control of the corresponding bit in data direction register C. Reset has no effect on port C data.

V_{RH} — Voltage Reference High Bit

When the ADC is turned on, the PC7/V_{RH} pin is the positive ADC reference voltage.

AN[3:0] — Analog Input Bits

When the ADC is turned on, the AN0–AN3 pins are software-selectable analog inputs. Unused analog inputs can be used as digital inputs, but pins PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0 cannot be used as digital outputs while the ADC is on. Only pins PC0, PC1, and PC2 can be used as digital outputs when the ADC is on.

The port C data register reads normally while the ADC is on, except that the bit corresponding to the currently selected ADC input pin reads as logic zero.

Writing to bits PC7–PC3 while the ADC is on can produce unpredictable ADC results.

Technical Data MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports
Port C

7.5.2 Data Direction Register C (DDRC)

Data direction register C determines whether each port C pin is an input or an output.




Figure 7-9. Data Direction Register C (DDRC)

DDRC[7:0] — Data Direction Register C Bits

These read/write bits control port C data direction. Reset clears DDRC[7:0], configuring all port C pins as inputs.

- 1 = Corresponding port C pin configured as output
- 0 = Corresponding port C pin configured as input

NOTE: Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1.

Writing to bits DDRC7–DDRC3 while the ADC is on can produce unpredictable ADC results.

Figure 7-10 shows the I/O logic of port C.




Figure 7-10. Port C I/O Logic

MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports

Writing a logic one to a DDRC bit enables the output buffer for the corresponding port C pin; a logic zero disables the output buffer.

When bit DDRCx is a logic one, reading address \$0002 reads the PCx data latch. When bit DDRCx is a logic zero, reading address \$0002 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 7-3** summarizes the operation of the port C pins.

Table 7-3. Port C Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit			
Data Direction Bit	i/O Pili Wiode	Read	Write		
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾		
1	Output	Latch	Latch		

^{1.} Hi-Z = high impedance

7.6 Port D

Port D is a 2-bit port with one I/O pin and one input-only pin. Port D shares the input-only pin, PD7/TCAP, with the capture/compare timer. PD7/TCAP is the timer input capture pin. The PD7/TCAP pin can always be a general-purpose input, even if input capture interrupts are enabled.

^{2.} Writing affects data register, but does not affect input.

Parallel Input/Output (I/O) Ports
Port D

7.6.1 Port D Data Register (PORTD)

The port D data register contains a latch for each of the two port D pins.




Figure 7-11. Port D Data Register (PORTD)

PD7 and PD5 — Port D Data Bits

These read/write bits are software programmable. Data direction of each port D pin is under the control of the corresponding bit in data direction register D. Reset has no effect on port D data.

TCAP — Timer Capture

TCAP is the input capture pin for the timer.

MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports

7.6.2 Data Direction Register D (DDRD)

Data direction register D determines whether each port D pin is an input or an output.




Figure 7-12. Data Direction Register D (DDRD)

DDRD5 — Data Direction Register D Bit

This read/write bit controls the data direction of pin PD5. Reset clears DDRD5, configuring PD5 as an input.

1 = PD5 configured as output

0 = PD5 configured as input

NOTE: Avoid glitches on port D pins by writing to the port D data register before changing data direction register D bits from 0 to 1.

Figure 7-13 shows the I/O logic of port D.




Figure 7-13. Port D I/O Logic

Technical Data

MC68HC705P9 — Rev. 4.0

Parallel Input/Output (I/O) Ports
Port D

Writing a logic one to a DDRD bit enables the output buffer for the corresponding port D pin; a logic zero disables the output buffer.

When bit DDRDx is a logic one, reading address \$0003 reads the PDx data latch. When bit DDRDx is a logic zero, reading address \$0003 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 7-4** summarizes the operation of the port D pins.

Table 7-4. Port D Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit			
Data Direction Bit	I/O PIN WIOGE	Read	Write		
0	Input, Hi-Z ⁽¹⁾	Pin	Latch ⁽²⁾		
1	Output	Latch	Latch		

^{1.} Hi-Z = high impedance

^{2.} Writing affects data register, but does not affect input.

Parallel Input/Output (I/O) Ports

Technical Data MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 8. Computer Operating Properly Watchdog (COP)

8.1 Contents

8.2	Features
8.3	Introduction96
8.4 8.4.1	Operation
8.4.2 8.4.3	COP Watchdog Timeout Period96 Clearing the COP Watchdog
8.5	Interrupts
8.6	COP Register
8.7 8.7.1	Low-Power Modes
8.7.2	Wait Mode

8.2 Features

Features include:

- Protection from runaway software
- 65.5-ms timeout period (with 2-MHz bus frequency)
- Wait mode operation

Computer Operating Properly Watchdog (COP)

8.3 Introduction

The purpose of the computer operating properly (COP) watchdog is to reset the MCU in case of software failure. Software that is operating properly periodically services the COP watchdog and prevents the reset from occurring. The COP watchdog function is programmable in the mask option register.

8.4 Operation

8.4.1 COP Watchdog Timeout

The COP watchdog is a 16-bit counter that generates a reset if allowed to time out. Periodically clearing the counter starts a new timeout period and prevents the COP from resetting the MCU. A COP watchdog timeout indicates that the software is not executing instructions in the correct sequence.

NOTE:

The internal clock drives the COP watchdog. Therefore, the COP watchdog cannot generate a reset for errors that cause the internal clock to stop.

The COP watchdog also depends on a power supply voltage at or above a minimum specification and is not guaranteed to protect against brownout. For information about brownout protection, see **Section 5**. **Resets and Interrupts**.

8.4.2 COP Watchdog Timeout Period

Use the following formula to calculate the COP timeout period:

COP timeout period =
$$\frac{131,072 \text{ cycles}}{f_{BUS}}$$

where

$$f_{BUS} = \frac{crystal\ frequency}{2}$$

Technical Data

MC68HC705P9 — Rev. 4.0

Computer Operating Properly Watchdog (COP)
Interrupts

8.4.3 Clearing the COP Watchdog

To clear the COP watchdog and prevent a COP reset, write a logic zero to bit 0 (COPC) of the COP register at location \$1FF0.

If the main program executes within the COP timeout period, the clearing routine needs to be executed only once. If the main program takes longer than the COP timeout period, the clearing routine must be executed more than once.

NOTE:

Place the clearing routine in the main program and not in an interrupt routine. Clearing the COP watchdog in an interrupt routine might prevent COP watchdog timeouts even though the main program is not operating properly.

8.5 Interrupts

The COP watchdog does not generate interrupts.

8.6 COP Register

The COP register is a write-only register that returns the contents of EPROM location \$1FF0 when read.



Figure 8-1. COP Register (COPR)

COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic zero to COPC prevents the COP watchdog from resetting the MCU. Reset clears the COPC bit.

MC68HC705P9 — Rev. 4.0

Computer Operating Properly Watchdog (COP)

8.7 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power consumption standby modes.

8.7.1 Stop Mode

The STOP instruction clears the COP watchdog counter. Upon exit from stop mode by external reset:

- The counter begins counting from \$0000.
- The counter is cleared again after the 4064-cycle oscillator stabilization delay.

Upon exit from stop mode by external interrupt:

- The counter begins counting from \$0000.
- The counter is *not* cleared again after the oscillator stabilization delay and has a count of 4064 when the program resumes.

8.7.2 Wait Mode

The COP watchdog continues to operate normally after a WAIT instruction. Software should periodically take the MCU out of wait mode and write to the COPC bit to prevent a COP watchdog timeout.

Technical Data MC68HC705P9 — Rev. 4.0

Downloaded from Elcodis.com electronic components distributor

Technical Data — MC68HC705P9

Section 9. Timer

9.1 Contents

9.2	Features
9.3	Introduction
9.4 9.4.1 9.4.1.2 9.4.2 9.4.3	
9.4.3	Timing
9.6	Interrupts
9.7 9.7.1 9.7.2 9.7.3 9.7.4 9.7.5 9.7.6	I/O Registers108Timer Control Register109Timer Status Register110Timer Registers112Alternate Timer Registers113Input Capture Registers114Output Compare Registers115
9.8 9.8.1	Low-Power Modes
9.8.2	Wait Mode

MC68HC705P9 — Rev. 4.0

9.2 Features

Features include:

- Programmable polarity of input capture edge
- Programmable polarity of output compare signal
- Alternate counter registers
- 16-bit counter
- Interrupt-driven operation with three maskable interrupt flags:
 - Input capture
 - Output compare
 - Timer overflow

9.3 Introduction

The timer provides a timing reference for MCU operations. The input capture and output compare functions provide a means to latch the times at which external events occur, to measure input waveforms, and to generate output waveforms and timing delays. **Figure 9-1** shows the structure of the timer module.

Technical Data MC68HC705P9 — Rev. 4.0




Figure 9-1. Timer Block Diagram

9.4 Operation

The timing reference for the input capture and output compare functions is a 16-bit free-running counter. The counter is preceded by a divide-by-four prescaler and rolls over every 2^{18} cycles. Timer resolution with a 4-MHz crystal is 2 μ s. Software can read the value in the counter at any time without affecting the counter sequence.

Because of the 16-bit timer architecture, the I/O registers for the input capture and output compare functions are pairs of 8-bit registers.

MC68HC705P9 — Rev. 4.0

Timer

Addr.	Name	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$0012	Timer Control Register (TCR)	Read: Write:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
	See page 109.	Reset:	0	0	0	0	0	0	U	0
¢0012	Timer Status Register	Read:	ICF	OCF	TOF	0	0	0	0	0
\$0013	(TSR)	Write:								
See page	See page 110.	Reset:	U	U	U	0	0	0	0	0
¢0014	Input Capture Register High	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0014	(ICRH)	Write:								
	See page 114.	Reset:				Unaffecte	d by reset			
¢001E	Input Capture Register Low	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0013	(ICRL)	Write:								
	See page 114.	Reset:				Unaffecte	d by reset			
¢0017	Output Compare Register High	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0016 Output Comp	(OCRH)	Write:	DIL 13	14	13	12	11	10	9	DII 0
	See page 115.	Reset:		Unaffected by reset						
\$0017	Output Compare Register Low (OCRL)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
Φ0017		Write:	DIL 1	0	3	4	3	Z	ı	DIL U
	See page 115.	Reset:		Unaffected by reset						
\$0018	Timer Register High	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$00 TO	(TRH)	Write:								
	See page 112.	Reset:			Reset initializes TRH to \$FF					
\$0019	Timer Register Low	Read:	Bit 7	6	5	4	3	2	1	Bit 0
Φ 0017	(TRL)	Write:								
	See page 112.	Reset:			Res	et initialize	es TRL to	\$FC		
\$001A	Alternate Timer Register High	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$00 IA	(ATRH)	Write:								
	See page 113.	·			Rese	et initialize	s ATRH to	\$FF		
\$001B	Alternate Timer Register Low	Read:	Bit 7	6	5	4	3	2	1	Bit 0
ΦUU 1D	(ATRL)	Write:								
	See page 113.	•		Reset initializes ATRL to \$FC						
				= Unimple	emented			U = Unaff	fected	

Figure 9-2. Timer I/O Register Summary

Technical Data MC68HC705P9 — Rev. 4.0

102

Timer Operation

9.4.1 Pin Functions

The timer uses two pins.

9.4.1.1 PD7/TCAP

PD7/TCAP is the input capture pin. When an active edge occurs on PD7/TCAP, the timer transfers the current counter value to the input capture registers. PD7/TCAP is also an I/O port pin.

9.4.1.2 TCMP

TCMP is the output-only output compare pin. When the counter value matches the value written in the output compare registers, the timer transfers the output level bit, OLVL, to the TCMP pin.

9.4.2 Input Capture

The input capture function is a means to record the time at which an external event occurs. When the input capture circuitry detects an active edge on the PD7/TCAP pin, it latches the contents of the timer registers into the input capture registers. The polarity of the active edge is programmable.

Latching values into the input capture registers at successive edges of the same polarity measures the period of the input signal on the PD7/TCAP pin. Latching the counter values at successive edges of opposite polarity measures the pulse width of the signal. **Figure 9-3** shows the logic of the input capture function.

MC68HC705P9 — Rev. 4.0




Figure 9-3. Input Capture Operation

9.4.3 Output Compare

The output compare function is a means of generating an output signal when the 16-bit counter reaches a selected value. Software writes the selected value into the output compare registers. On every fourth internal clock cycle the output compare circuitry compares the value of the counter to the value written in the output compare registers. When a match occurs, the timer transfers the programmable output level bit (OLVL) from the timer control register to the TCMP pin.

Software can use the output compare register to measure time periods, to generate timing delays, or to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin.

Figure 9-4 shows the logic of the output compare function.




Figure 9-4. Output Compare Operation

Technical Data MC68HC705P9 — Rev. 4.0

104

9.5 Timing

Table 9-1. Timer Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Timer Resolution ⁽²⁾	t _{RESL}	4.0		t _{CYC}
Input Capture Pulse Width	t _H , t∟	125	_	ns
Input Capture Pulse Period	t _{TLTL}	Note (3)		t _{CYC}

- 1. V_{DD} = 5.0 Vdc \pm 10%, T_A = T_L to T_H unless otherwise noted. 2. A 2-bit prescaler in the timer is the limiting factor as it counts 4 t_{CYC} . 3. The minimum t_{TLTL} should not be less than the number of interrupt service routine cycles plus

Table 9-2. Timer Characteristics $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Timer Resolution ⁽²⁾	t _{RESL}	4.0		t _{CYC}
Input Capture Pulse Width	t _H , t _L	250	-	ns
Input Capture Pulse Period	t _{TLTL}	Note (3)	ı	t _{CYC}

- 1. V_{DD} = 3.3 Vdc \pm 10%, T_A = T_L to T_H unless otherwise noted. 2. A 2-bit prescaler in the timer is the limiting factor as it counts 4 t_{CYC} . 3. The minimum t_{TLTL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC}.




Figure 9-5. Input Capture Characteristics

Go to: www.freescale.com





Figure 9-6. Timer Reset Timing



If the input capture edge occurs in the shaded area between T10 states, then the input capture flag becomes set during the next T11 state.


Figure 9-7. Input Capture Timing

MOTOROLA

Technical Data MC68HC705P9 — Rev. 4.0

106

Timer Timing



NOTES:

- 1. A write to the output compare registers may occur at any time, but a compare only occurs at timer state T01. Therefore, the compare may follow the write by up to four cycles.
- 2. The output compare flag is set at the timer state T11 that follows the comparison latch.

Figure 9-8. Output Compare Timing




Figure 9-9. Timer Overflow Timing

9.6 Interrupts

The following timer sources can generate interrupts:

- Input capture flag (ICF) The ICF bit is set when an edge of the selected polarity occurs on the input capture pin. The input capture interrupt enable bit, ICIE, enables ICF interrupt requests.
- Output compare flag (OCF) The OCF bit is set when the counter value matches the value written in the output compare registers. The output compare interrupt enable bit, OCIE, enables OCF interrupt requests.
- Timer overflow flag (TOF) The TOF bit is set when the counter value rolls over from \$FFFF to \$0000. The timer overflow enable bit (TOIE) enables timer overflow interrupt requests.

Table 9-3 summarizes the timer interrupt sources.

Table 9-3. Timer Interrupt Sources

Source	Local Mask	Global Mask		
ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	l Bit	3	

9.7 I/O Registers

The following registers control and monitor the operation of the timer:

- Timer control register (TCR)
- Timer status register (TSR)
- Timer registers (TRH and TRL)
- Alternate timer registers (ATRH and ATRL)
- Input capture registers (ICRH and ICRL)
- Output compare registers (OCRH and OCRL)

Technical Data

MC68HC705P9 — Rev. 4.0

Timer I/O Registers

9.7.1 Timer Control Register

The timer control register (TCR) performs the following functions:

- Enables input capture interrupts
- Enables output compare interrupts
- Enables timer overflow interrupts
- Controls the active edge polarity of the TCAP signal
- Controls the active level of the TCMP output




Figure 9-10. Timer Control Register (TCR)

ICIE — Input Capture Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the PD7/TCAP pin. Reset clears the ICIE bit.

- 1 = Input capture interrupts enabled
- 0 = Input capture interrupts disabled

OCIE — Output Compare Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the TCMP pin. Reset clears the OCIE bit.

- 1 = Output compare interrupts enabled
- 0 = Output compare interrupts disabled

TOIE — Timer Overflow Interrupt Enable

This read/write bit enables interrupts caused by a timer overflow. Reset clears the TOIE bit.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

MC68HC705P9 — Rev. 4.0

MOTOROLA

Bits 4-2 — Unused

These are read/write bits that always read as logic zeros.

IEDG — Input Edge

The state of this read/write bit determines whether a positive or negative transition on the PD7/TCAP pin triggers a transfer of the contents of the timer registers to the input capture registers. Reset has no effect on the IEDG bit.

- 1 = Positive edge (low-to-high transition) triggers input capture
- 0 = Negative edge (high-to-low transition) triggers input capture

OLVL — Output Level

The state of this read/write bit determines whether a logic one or a logic zero appears on the TCMP pin when a successful output compare occurs. Reset clears the OLVL bit.

- 1 = TCMP goes high on output compare
- 0 = TCMP goes low on output compare

9.7.2 Timer Status Register

The timer status register (TSR) contains flags for the following events:

- An active signal on the PD7/TCAP pin, transferring the contents of the timer registers to the input capture registers
- A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to the TCMP pin
- A timer rollover from \$FFFF to \$0000




Figure 9-11. Timer Status Register (TSR)

Technical Data MC68HC705P9 — Rev. 4.0

MOTOROLA

Timer I/O Registers

ICF — Input Capture Flag

The ICF bit is automatically set when an edge of the selected polarity occurs on the PD7/TCAP pin. Clear the ICF bit by reading the timer status register with ICF set, and then reading the low byte of the input capture registers. Reset has no effect on ICF.

- 1 = Input capture
- 0 = No input capture

OCF — Output Compare Flag

The OCF bit is automatically set when the value of the timer registers matches the contents of the output compare registers. Clear the OCF bit by reading the timer status register with OCF set, and then reading the low byte of the output compare registers. Reset has no effect on OCF.

- 1 = Output compare
- 0 = No output compare

TOF — Timer Overflow Flag

The TOF bit is automatically set when the 16-bit counter rolls over from \$FFFF to \$0000. Clear the TOF bit by reading the timer status register with TOF set, and then reading the low byte of the timer registers. Reset has no effect on TOF.

- 1 = Timer overflow
- 0 = No timer overflow

9.7.3 Timer Registers

The read-only timer registers (TRH and TRL) contain the current high and low bytes of the 16-bit counter. Reading TRH before reading TRL causes TRL to be latched until TRL is read. Reading TRL after reading the timer status register clears the timer overflow flag (TOF). Writing to the timer registers has no effect.




Figure 9-12. Timer Registers (TRH and TRL)

Reading TRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer. The buffer value remains fixed even if the high byte is read more than once. Reading TRL reads the transparent low byte buffer and completes the read sequence of the timer registers.




Figure 9-13. Timer Register Reads

NOTE: To prevent interrupts from occurring between readings of TRH and TRL, set the interrupt mask (I bit) in the condition code register before reading TRH, and clear the mask after reading TRL.

Technical Data MC68HC705P9 — Rev. 4.0

Timer I/O Registers

9.7.4 Alternate Timer Registers

The read-only alternate timer registers (ATRH and ATRL) contain the current high and low bytes of the 16-bit counter. Reading ATRH before reading ATRL causes ATRL to be latched until ATRL is read. Reading does not affect the timer overflow flag (TOF). Writing to the alternate timer registers has no effect.




Figure 9-14. Alternate Timer Registers (ATRH and ATRL)

Reading ATRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer.




Figure 9-15. Alternate Timer Register Reads

NOTE: To prevent interrupts between readings of ATRH and ATRL, set the interrupt mask (I bit) in the condition code register before reading ATRH, and clear the mask after reading ATRL.

MC68HC705P9 — Rev. 4.0

Technical Data

MOTOROLA

9.7.5 Input Capture Registers

When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are latched into the read-only input capture registers (ICRH and ICRL). Reading ICRH before reading ICRL inhibits further captures until ICRL is read. Reading ICRL after reading the timer status register clears the input capture flag (ICF). Writing to the input capture registers has no effect.

\$0014	Bit 7	6	5	4	3	2	1	Bit 0
Read:	Bit 15	14	13	12	11	10	9	Bit 8
Write:								
Reset:				Unaffecte	d by reset			
\$0015	7	6	5	4	3	2	1	0
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:								
Reset:	Unaffected by reset							
	= Unimplemented							

Figure 9-16. Input Capture Registers (ICRH and ICRL)

NOTE:

To prevent interrupts between readings of ICRH and ICRL, set the interrupt mask (I bit) in the condition code register before reading ICRH, and clear the mask after reading ICRL.

Technical Data MC68HC705P9 — Rev. 4.0

Go to: www.freescale.com

Timer I/O Registers

9.7.6 Output Compare Registers

When the value of the 16-bit counter matches the value in the read/write output compare registers (OCRH and OCRL), the planned TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL is written. Reading or writing to OCRL after reading the timer status register clears the output compare flag (OCF).

\$0016	Bit 7	6	5	4	3	2	1	Bit 0
Read:	Bit 15	14	13	12	11	10	9	Bit 8
Write:	טונ וט	14	13	12	11	10	7	DIL 0
Reset:	Unaffected by reset							
\$0017	Bit 7	6	5	4	3	2	1	Bit 0
Read:	D:4 7	,	г	4	2	2	1	Dit 0
Write:	Bit 7	6	5	4	3	2	1	Bit 0
Reset:	Unaffected by reset							

Figure 9-17. Output Compare Registers (OCRH and OCRL)

To prevent OCF from being set between the time it is read and the time the output compare registers are updated, use the following procedure:

- 1. Disable interrupts by setting the I bit in the condition code register.
- 2. Write to OCRH. Compares are now inhibited until OCRL is written.
- Clear bit OCF by reading the timer status register (TSR).
- 4. Enable the output compare function by writing to OCRL.
- 5. Enable interrupts by clearing the I bit in the condition code register.

Timer

9.8 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power consumption standby modes.

9.8.1 Stop Mode

The STOP instruction suspends the timer counter. Upon exit from stop mode by external reset:

- The timer counter resumes counting from \$FFFC.
- An input capture edge during stop mode does not affect the ICF bit or the input capture registers.

Upon exit from stop mode by external interrupt:

- The counter resumes counting from the suspended value.
- An input capture edge during stop mode sets the ICF bit and transfers the suspended timer counter value to the input capture registers.

9.8.2 Wait Mode

The timer remains active after a WAIT instruction. Any enabled timer interrupt request can bring the MCU out of wait mode.

Technical Data

116

MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 10. Serial Input/Output Port (SIOP)

10.1 Contents

MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)

10.2 Features

Features include:

- Master or slave operation
- Programmable MSB-first or LSB-first operation
- Interrupt-driven operation with transfer complete flag
- Data collision flag
- Master mode frequency = bus frequency ÷ 4
- Maximum slave mode frequency = bus frequency ÷ 4
- No minimum slave mode frequency

10.3 Introduction

The serial input/output port (SIOP) is a 3-wire master/slave communication port with serial clock, data input, and data output connections. The SIOP enables high-speed synchronous serial data transfer between the MCU and peripheral devices. Shift registers used with the SIOP can increase the number of parallel I/O pins controlled by the MCU. More powerful peripherals such as analog-to-digital converters and real-time clocks are also compatible with the SIOP.

Figure 10-1 shows the structure of the SIOP module.

Technical Data MC68HC705P9 — Rev. 4.0

Go to: www.freescale.com

Serial Input/Output Port (SIOP)
Introduction




Figure 10-1. SIOP Block Diagram




Figure 10-2. SIOP I/O Register Summary

MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)

10.4 Operation

The master MCU initiates and controls the transfer of data to and from one or more slave peripheral devices. In master mode, a transmission is initiated by writing to the SIOP data register (SDR). Data written to the SDR is parallel-loaded and shifted out serially to the slave device(s).

Many simple slave devices are designed to only receive data from a master or to only supply data to a master. For example, when a serial-to-parallel shift register is used as an 8-bit port, the master MCU initiates transfers of 8-bit data values to the shift register. Since the serial-to-parallel shift register does not send any data to the master, the MCU ignores whatever it receives as a result of the transmission.

The SIOP is simpler than the serial peripheral interface (SPI) on some other Motorola MCUs in that:

- The polarity of the serial clock is fixed.
- There is no slave select pin.
- The direction of serial data does not automatically switch as on the SPI because the SIOP is not intended for use in multimaster systems. Most applications use one MCU as the master to initiate and control data transfer between one or more slave peripheral devices.

A programmable option allows the SIOP to transfer data MSB first or LSB first.

10.4.1 Pin Functions

The SIOP uses three pins and shares them with port B:

- PB7/SCK
- PB6/SDI
- PB5/SDO

NOTE: Do not use the PB7/SCK, PB6/SDI, or PB5/SDO pins for general-purpose I/O while the SIOP is enabled.

Technical Data MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)
Operation

When bit 6 (SPE) of the SIOP control register (SCR) is set, the SIOP is enabled and the PB7/SCK, PB5/SDO, and PB6/SDI pins are dedicated to SIOP functions. Clearing SPE disables the SIOP and the SIOP pins become standard I/O port pins.

NOTE:

Enabling and then disabling the SIOP configures the data direction register bits associated with the SIOP pins for SIOP operation and can also change the associated port data register. After disabling the SIOP, initialize the data direction register and the port data register as the application requires.

10.4.1.1 PB7/SCK

The PB7/SCK pin synchronizes the movement of data into and out of the MCU through the PB6/SDI and PB5/SDO pins. In master mode, the PB7/SCK pin is an output. The serial clock frequency in master mode is one-fourth the internal clock frequency.

In slave mode, the PB7/SCK pin is an input. The maximum serial clock frequency in slave mode is one-fourth the internal clock rate. Slave mode has no minimum serial clock frequency.

Figure 10-3 shows the timing relationships among the serial clock, data input, and data output. The state of the serial clock between transmissions is a logic one. The first falling edge on the PB7/SCK pin signals the beginning of a transmission, and data appears at the PB5/SDO pin. Data is captured at the PB6/SDI pin on the rising edge of the serial clock, and the transmission ends on the eighth rising edge of the serial clock.




Figure 10-3. SIOP Data/Clock Timing

MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)

The first falling edge on PB7/SCK begins a transmission. At this time the first bit of received data is accepted at the PB6/SDI pin and the first bit of transmitted data is presented at the PB5/SDO pin.

10.4.1.2 PB5/SDO

The PB5/SDO pin is the SIOP data output. Between transfers, the state of the PB5/SDO pin reflects the value of the last bit shifted out on the previous transmission, if there was one. To preset the beginning state, write to the corresponding port data bit before enabling the SIOP. On the first falling edge on the PB7/SCK pin, the first data bit to be shifted out appears at the PB5/SDO pin.

After SPE is set, the PB5/SDO output driver can be disabled by writing a zero to the corresponding data direction register bit of the port, thereby configuring PB5/SDO as a high-impedance input.

10.4.1.3 PB6/SDI

The PB6/SDI pin is the SIOP data input. Valid SDI data must be present for an SDI setup time, t_s, before the rising edge of the serial clock and must remain valid for an SDI hold time, t_H, after the rising edge of the serial clock. (See **Table 10-1** and **Table 10-2**.)

Technical Data

MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)
Timing

10.4.2 Data Movement

Connecting the SIOP data register of a master MCU with the SIOP of a slave MCU forms a 16-bit circular shift register. During an SIOP transfer, the master shifts out the contents of its SIOP data register on its PB5/SDO pin. At the same time, the slave MCU shifts out the contents of its SIOP data register on its PB5/SDO pin. Figure 10-4 shows how the master and slave exchange the contents of their data registers.





Figure 10-4. Master/Slave SIOP Shift Register Operation

10.5 Timing



MC68HC705P9 — Rev. 4.0

Table 10-1. SIOP Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Freescale Semiconductor, Inc.

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	f _{SIOP(M)} f _{SIOP(S)}	f _{osc} /64 dc	f _{osc} /8 525	MHz kHz
Cycle Time Master Slave	t _{SCK(M)} t _{SCK(S)}	4.0 —	4.0 1920	t _{cyc} ⁽²⁾ ns
Clock (SCK) Low Time $(f_{OP} = 2.1 \text{ MHz})^{(3)(4)}$	t _{SCKL}	932	_	ns
SDO Data Valid Time	t _V	_	200	ns
SDO Hold Time	t _{HO}	0	1	ns
SDI Setup Time	t _S	100		ns
SDI Hold Time	t _H	100	_	ns

^{1.} V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted.

Table 10-2. SIOP Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master Slave	f _{SIOP (M)} f _{SIOP(S)}	f _{osc} /64 dc	f _{osc} /8 250	MHz kHz
Cycle Time Master Slave	t _{SCK(M)} t _{SCK(S)}	4.0 —	4.0 4000	t _{CYC} ⁽²⁾
Clock (SCK) Low Time $(f_{OP} = 1.0 \text{ MHz})^{(3)}$ (4)	t _{SCKL}	1980	_	ns
SDO Data Valid Time	t _V	_	400	ns
SDO Hold Time	t _{HO}	0	_	ns
SDI Setup Time	t _S	200		ns
SDI Hold Time	t _H	200	_	ns

^{1.} V_{DD} = 3.3 Vdc ±10%, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted

 $^{2.} t_{CYC} = 1 \div f_{OP}$

^{3.} f_{OSC} = crystal frequency; f_{OP} = f_{OSC} ÷ 2 = 2.1 MHz maximum 4. In master mode, the frequency of SCK is f_{OP} ÷ 4.

^{2.} $t_{CYC} = 1 \div f_{OP}$ 3. $f_{OSC} =$ crystal frequency; $f_{OP} = f_{OSC} \div 2 = 1.0$ MHz maximum 4. In master mode, the frequency of SCK is $f_{OP} \div 4$.

The SIOP does not generate interrupt requests.

10.7 I/O Registers

The following registers control and monitor SIOP operation:

- SIOP control register (SCR)
- SIOP status register (SSR)
- SIOP data register (SDR)

10.7.1 SIOP Control Register

Semiconductor, Inc.

The read/write SIOP control register (SCR) contains two bits. One bit enables the SIOP, and the other configures the SIOP for master mode or for slave mode.




Figure 10-6. SIOP Control Register (SCR)

SPE — SIOP Enable

This read/write bit enables the SIOP. Setting SPE initializes the data direction register as follows:

- The PB6/SDI pin is an input.
- The PB5/SDO pin is an output.
- The PB7/SCK pin is an input in slave mode and an output in master mode.

Clearing SPE disables the SIOP and returns the port to its normal I/O functions. The data direction register and the port data register remain in their SIOP-initialized state.

NOTE: After clearing SPE, be sure to initialize the port for its intended I/O use.

MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)

Clearing SPE during a transmission aborts the transmission, resets the bit counter, and returns the port to its normal I/O function. Reset clears SPE.

1 = SIOP enabled

0 = SIOP disabled

MSTR — Master Mode Select

This read/write bit configures the SIOP for master mode. Setting MSTR initializes the PB7/SCK pin as the serial clock output. Clearing MSTR initializes the PB7/SCK pin as the serial clock input. MSTR can be set at any time regardless of the state of SPE. Reset clears MSTR.

1 = Master mode selected

0 = Slave mode selected

10.7.2 SIOP Status Register

The read-only SIOP status register (SSR) contains two bits. One bit indicates that a SIOP transfer is complete, and the other indicates that an invalid access of the SIOP data register occurred while a transfer was in progress.




Figure 10-7. SIOP Status Register (SSR)

SPIF — Serial Peripheral Interface Flag

This clearable, read-only bit is set automatically on the eighth rising edge on the PB7/SCK pin and indicates that a data transmission took place. SPIF does not inhibit further transmissions. Clear SPIF by reading the SIOP status register while SPIF is set and then reading or writing the SIOP data register. Reset clears SPIF.

1 = Transmission complete

0 = Transmission not complete

DCOL — Data Collision Flag

Technical Data MC68HC705P9 — Rev. 4.0

> For More Information On This Product, Go to: www.freescale.com

126

Serial Input/Output Port (SIOP)
I/O Registers

This clearable, read-only bit is automatically set if the SIOP data register is accessed while a data transfer is in progress. Reading or writing the SIOP data register while a transmission is in progress causes invalid data to be transmitted or read. Clear DCOL by reading the SIOP status register with SPIF set and then accessing the SIOP data register. Because the clearing sequence accesses the SIOP data register, the sequence has to be completed before another transmission starts or DCOL is set again.

To clear DCOL when SPIF is not set, turn off the SIOP by writing a zero to SPE and then turn it back on by writing a one to SPE. Reset clears DCOL.

- 1 = Invalid access of SDR
- 0 = Valid access of SDR

10.7.3 SIOP Data Register

The SIOP data register (SDR) is both the transmit data register and the receive data register. To read or write the SIOP data register, the SPE bit in the SIOP control register must be set.



Figure 10-8. SIOP Data Register (SDR)

With the SIOP configured for master mode, writing to the SIOP data register initiates a serial transfer. This register is not buffered. Writing to the SIOP data register overwrites the previous contents. Reading or writing to the SIOP data register while a transmission is in progress can cause invalid data to be transmitted or received.

MC68HC705P9 — Rev. 4.0

Serial Input/Output Port (SIOP)

10.8 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

10.8.1 Stop Mode

The STOP instruction suspends the clock to the SIOP. When the MCU exits stop mode, processing resumes after the internal oscillator stabilization delay of 4064 oscillator cycles.

A STOP instruction in a master SIOP does not suspend the clock to slave SIOPs.

10.8.2 Wait Mode

The WAIT instruction suspends the clock to the SIOP. When the MCU exits wait mode, processing resumes immediately.

A WAIT instruction in a master SIOP does not suspend the clock to slave SIOPs.

Technical Data MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 11. Analog-to-Digital Converter (ADC)

11.1 Contents

11.2 Features
11.3 Introduction
11.4 Operation 131 11.4.1 Pin Functions 131 11.4.1.1 PC7/V _{RH} 131 11.4.1.2 PC6/AN0-PC3/AN3 132
11.5 Interrupts132
11.6 Timing and Electrical Characteristics
11.7 I/O Registers
11.8 Low-Power Modes

11.2 Features

Features include:

- 8-bit conversions with ± 1.5-LSB precision
- Four external and three internal analog input channels
- Wait mode operation

MC68HC705P9 — Rev. 4.0

Analog-to-Digital Converter (ADC)

11.3 Introduction

The ADC consists of a single successive-approximation A/D converter, an input multiplexer to select one of four external or two internal channels, and control circuitry. **Figure 11-1** shows the structure of the ADC module.




Figure 11-1. ADC Block Diagram

Analog-to-Digital Converter (ADC)
Operation




Figure 11-2. ADC I/O Register Summary

11.4 Operation

The A/D conversion process is ratiometric, using two reference voltages, V_{RH} and V_{SS} . Conversion accuracy is guaranteed only if V_{RH} is equal to V_{DD} .

11.4.1 Pin Functions

The ADC uses five pins and shares them with port C:

- PC7/V_{RH}
- PC6/AN0, PC5/AN1, PC4/AN2, and PC3/AN3

11.4.1.1 PC7/V_{RH}

The voltage reference high pin (PC7/ V_{RH}) supplies the high reference voltage for the ratiometric conversion process. For ratiometric conversion, the supply voltage of the analog source should be the same as V_{RH} and be referenced to V_{SS} .

MC68HC705P9 — Rev. 4.0

Analog-to-Digital Converter (ADC)

11.4.1.2 PC6/AN0-PC3/AN3

The multiplexer can select one of four external analog input channels (ANO, AN1, AN2, or AN3) for sampling. The conversion takes 32 cycles. The first 12 cycles sample the voltage on the selected input pin by charging an internal capacitor. In the last 20 cycles, a comparator successively compares the output of an internal D/A converter to the sampled analog input. Control logic changes the D/A converter input one bit at a time, starting with the MSB, until the D/A converter output matches the sampled analog input. The conversion is monotonic and has no missing codes. At the end of the conversion, the conversion complete flag (CCF) becomes set, and the CPU takes two cycles to move the result to the ADC data register.

NOTE:

To prevent excess power dissipation, do not simultaneously use an I/O port pin as a digital input and an analog input.

While the ADC is on, the selected analog input reads as logic zero. The port C pins that are not selected read normally.

An analog input voltage equal to V_{RH} converts to digital \$FF; an input voltage greater than V_{RH} converts to \$FF with no overflow. An analog input voltage equal to V_{SS} converts to digital \$00. For ratiometric conversion, the source of each analog input should use V_{RH} as the supply voltage and be referenced to V_{SS} .

The clock frequency must be equal to or greater than 1 pMHz. If the internal clock frequency is less than 1pMHz, the internal RC oscillator (nominally 1.5 MHz) must be used for the ADC conversion clock. Make this selection by setting the ADRC bit to logic one in the ADC status and control register.

11.5 Interrupts

The ADC cannot generate interrupt requests.

Technical Data

MC68HC705P9 — Rev. 4.0

Analog-to-Digital Converter (ADC) Timing and Electrical Characteristics

11.6 Timing and Electrical Characteristics

Table 11-1. ADC Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Min	Max	Unit
Resolution	8	8	Bit
Absolute Accuracy (4.0 > V _{RH} > V _{DD}) ⁽²⁾	_	±1.5	LSB
Conversion Range (PC7/V _{RH})	V _{SS}	V_{DD}	V
Conversion Time (Includes Sampling Time) External Clock Internal RC Oscillator (ADRC = 1)	32 32	32 32	t _{AD} ⁽³⁾ μs
Monotonicity	Inherent (Within Total Error)		
Zero Input Reading (V _{IN} = 0 V)	00	01	Hex
Full-Scale Reading (V _{IN} = V _{RH})	FF	FF	Hex
Sample Acquisition Time ⁽⁴⁾ External Clock Internal RC Oscillator (ADRC = 1)	12 —	12 12	t _{AD} ⁽⁵⁾ μs
Input Capacitance PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3	_	12	pF
Analog Input Voltage	V _{SS}	V_{RH}	V
Input Leakage ⁽⁶⁾ PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3 PC7/V _{RH}	_	±1 ±1	μΑ
ADC On Current Stabilization Time	_	100	μs

^{1.} V_{DD} = 5.0 Vdc $\pm 10\%$, V_{SS} = 0 Vdc 2. ADC accuracy may decrease proportionately as V_{RH} is reduced below 4.0 V. 3. t_{AD} = cycle time of the A/D converter

^{4.} Source impedances more than 10 k Ω adversely affect internal RC charging time during input sam-

^{5.} $t_{AD} = t_{CYC}$ (1 ÷ t_{OP}) if MCU clock is clock source 6. External system error caused by input leakage approximately equals R source times input current.

Analog-to-Digital Converter (ADC)

11.7 I/O Registers

The following registers control and monitor operation of the ADC:

- ADC status and control register (ADSCR)
- ADC data register (ADDR)

11.7.1 ADC Status and Control Register

The ADC status and control register (ADSCR) contains a conversion complete flag and four writable control bits. Writing to ADSCR clears the conversion complete flag and starts a new conversion sequence.




Figure 11-3. ADC Status and Control Register (ADSCR)

CCF — Conversion Complete Flag

This read-only bit is automatically set when an analog-to-digital conversion is complete, and a new result can be read from the ADC data register. Clear the CCF bit by writing to the ADC status and control register or by reading the ADC data register. Resets clear the CCF bit.

- 1 = Conversion complete
- 0 = Conversion not complete

ADRC — ADC RC (Oscillator)

This read/write bit turns on the internal RC oscillator to drive the ADC. If the internal clock frequency (f_{OP}) is less than 1 MHz, ADRC must be set. When the RC oscillator is turned on, it requires a time, t_{ADRC} , to stabilize, and results can be inaccurate during this time. Resets clear the ADRC bit.

- 1 = Internal RC oscillator drives ADC
- 0 = Internal clock drives ADC

Technical Data MC68HC705P9 — Rev. 4.0

Analog-to-Digital Converter (ADC)

I/O Registers

When the internal RC oscillator is being used as the ADC clock, two limitations apply:

- Because of the frequency tolerance of the RC oscillator and its asynchronism with the internal clock, the conversion complete flag must be used to determine when a conversion sequence is complete.
- The conversion process runs at the nominal 1.5-MHz rate, but the conversion results must be transferred to the ADC data register synchronously with the internal clock; therefore, the conversion process is limited to a maximum of one channel every internal clock cycle.

ADON — ADC On

This read/write bit turns on the ADC. When the ADC is on, it requires a time, t_{ADON} , for the current sources to stabilize. During this time, results can be inaccurate. Resets clear the ADON bit.

1 = ADC turned on

0 = ADC turned off

Bits 4-2 — Not used

Bits 4–2 always read as logic zeros.

CH[2:0] — Channel Select Bits

These read/write bits select one of eight ADC input channels as shown in **Table 11-2**. Channels 0–3 are the input pins, PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0. Channels 4–6 can be used for reference measurements. Channel 7 is reserved for factory testing.

Table 11-2. ADC Input Channel Selection

CH[2:1:0]	Channel	Signal
000	0	AN0
001	1	AN1
010	2	AN2
011	3	AN3
100	4	V_{RH}
101	5	(V _{RH} + V _{SS}) / 2
110	6	V _{SS}
111	7	Reserved

MC68HC705P9 — Rev. 4.0

Analog-to-Digital Converter (ADC)

To prevent excess power dissipation, do not use an ADC pin as an analog input and a digital input at the same time.

Using one of the port pins as the ADC input does not affect the ability to use the remaining port pins as digital inputs.

Reading a port pin that is selected as an analog input returns a logic zero.

11.7.2 ADC Data Register

The ADC data register (ADDR) is a read-only register that contains the result of the most recent analog-to-digital conversion.



Figure 11-4. ADC Data Register (ADDR)

11.8 Low-Power Modes

11.8.1 Stop Mode

The STOP instruction turns off the ADC and aborts any current and pending conversions.

11.8.2 Wait Mode

The ADC continues to operate normally after the WAIT instruction. To reduce power consumption in wait mode:

- If the ADC is not being used, clear both the ADON and ADRC bits before entering wait mode.
- If the ADC is being used and the internal clock rate is above
 1 MHz, clear the ADRC bit before entering wait mode.

Technical Data MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 12. Electrical Specifications

12.1 Contents

12.2	Maximum Ratings138
12.3	Operating Temperature Range139
12.4	Thermal Characteristics
12.5	Power Considerations140
12.6	5.0-Volt DC Electrical Characteristics141
12.7	3.3-Volt DC Electrical Characteristics142
12.8	Driver Characteristics
12.9	Typical Supply Current vs. Internal Clock Frequency 144
12.10	Maximum Supply Current vs. Internal Clock Frequency 145
12.11	5.0-Volt Control Timing146
12.12	3.3 V Control Timing

MC68HC705P9 — Rev. 4.0

Electrical Specifications

12.2 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table here. Keep V_{ln} and V_{Out} within the range $V_{SS} \leq (V_{ln} \text{ or } V_{Out}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Rating	Symbol Value		Unit
Supply Voltage	V_{DD}	-0.3 to +7.0	V
Current Drain per Pin (Excluding V _{DD} and V _{SS})	I	25	mA
Input Voltage	V _{In}	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
EPROM Programming Voltage	V_{PP}	16.75	V
Storage Temperature Range	T _{STG}	-65 to +150	°C

NOTE:

This device is not guaranteed to operate properly at the maximum ratings. Refer to 12.6 5.0-Volt DC Electrical Characteristics and 12.7 3.3-Volt DC Electrical Characteristics for guaranteed operating conditions.

Electrical Specifications Operating Temperature Range

12.3 Operating Temperature Range

Package Type	Symbol	Value	Unit
MC68HC705P9P ⁽¹⁾ , DW ⁽²⁾ , S ⁽³⁾ (Standard) MC68HC705P9C ⁽⁴⁾ P, CDW, CS (Extended) MC68HC705P9V ⁽⁵⁾ P, VDW, VS (Automotive) MC68HC705P9M ⁽⁶⁾ P, MDW, MS (Automotive)	T _A	T _L to T _H 0 to 70 -40 to +85 -40 to +105 -40 to +125	°C

^{1.} P = Plastic dual in-line package (PDIP)

12.4 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic Dual In-Line Package (PDIP) Small Outline Integrated Circuit (SOIC) Ceramic Dual In-Line Package (Cerdip)	θ_{JA}	60 60 60	°C/W

MC68HC705P9 — Rev. 4.0

^{2.} DW = Small outline integrated circuit (SOIC)

^{3.} S = Ceramic dual in-line package (Cerdip)

^{4.} C = Extended temperature range ($-40 \text{ to } +85^{\circ}\text{C}$)

^{5.} V = Automotive temperature range ($-40 \text{ to } +105^{\circ}\text{C}$)

^{6.} M = Automotive temperature range ($-40 \text{ to } +125^{\circ}\text{C}$)

Electrical Specifications

12.5 Power Considerations

The average chip junction temperature, T_J, in °C can be obtained from:

$$T_{.1} = T_A + (P_D \times \theta_{.1A}) \tag{1}$$

Where:

 T_A = ambient temperature in °C

 θ_{JA} = package thermal resistance, junction to ambient in °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{CC} \times V_{CC}$ = chip internal power dissipation

P_{I/O} = power dissipation on input and output pins (user-determined)

For most applications, P_{I/O} < P_{INT} and can be neglected.

Ignoring P_{I/O}, the relationship between P_D and T_J is approximately:

$$P_{D} = \frac{K}{T_{J} + 273^{\circ}C}$$
 (2)

Solving equations (1) and (2) for K gives:

$$K = P_D x (T_A + 273^{\circ}C) + \theta_{JA} x (P_D)^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D can be obtained by solving equations (1) and (2) iteratively for any value of P_D .

Electrical Specifications 5.0-Volt DC Electrical Characteristics

12.6 5.0-Volt DC Electrical Characteristics

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Output Voltage $I_{LOAD} = 10.0 \ \mu A$ $I_{LOAD} = -10.0 \ \mu A$	V _{OL} V _{OH}	 V _{DD} = 0.1		0.1 —	V
Output High Voltage (I _{LOAD} = -0.8 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V _{RH} -PC0, PD5, TCMP	V _{OH}	V _{DD} – 0.8	_	_	V
Output Low Voltage (I _{LOAD} = 1.6 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V _{RH} -PC0, PD5, TCMP	V _{OL}	_	_	0.4	V
Input High Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ/V _{PP} , RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ/V _{PP} , RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Rupply Current ^{(2) (3) (4) (5)} Run Mode Wait Mode (ADC On) Wait Mode (ADC Off) Stop Mode	I _{DD}	_ _ _	4.7 2.1 1.3	6.5 2.9 1.9	mA mA mA
25°C 0 to 70°C (Standard) -40 to 125°C		_ _ _	2 — —	30 50 100	μΑ μΑ μΑ
I/O Ports Hi-Z Leakage Current PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5	I _{IL}	_	_	±10	μΑ
ADC Ports Hi-Z Leakage Current	I _{OZ}	_	_	±1	μΑ
Input Current RESET, IRQ/V _{PP} , OSC1, PD7/TCAP	I _{In}	_	_	±1	μΑ
Capacitance Ports (As Inputs or Outputs) RESET, IRQ/V _{PP}	C _{Out} C _{In}			12 8	pF
Programming Voltage	V _{PP}	16.25	16.5	16.75	V
Programming Current	I _{PP}		5	10	mA
Programming Time per Byte	t _{EPGM}	4	_	_	ms

^{1.} Typical values at midpoint of voltage range, 25°C only

MC68HC705P9 — Rev. 4.0

Typical values at midpoint of voltage range, 25 C only
 Run mode and wait mode I_{DD} measured using external square wave clock source (f_{OSC} = 4.2 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; C_L = 20 pF on OSC2
 Wait mode and stop mode I_{DD} measured with all ports configured as inputs; V_{IL} = 0.2 V; V_{IH} = V_{DD} - 0.2 V
 Stop mode I_{DD} measured with OSC1 = V_{SS}
 Wait mode I_{DD} affected linearly by OSC2 capacitance

Electrical Specifications

12.7 3.3-Volt DC Electrical Characteristics

Characteristic	Symbol	Min	Typ ⁽¹⁾	Max	Unit
Output Voltage (I _{LOAD} ≤ 10.0 μA)	V _{OL} V _{OH}	— V _{DD} – 0.1	_	0.1 —	V
Output High Voltage (I _{LOAD} = -0.2 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V _{RH} -PC0, PD5, TCMP	V _{OH}	V _{DD} – 0.3	_	_	V
Output Low Voltage (I _{LOAD} = 0.4 mA) PA7-PA0, PB7/SCK-PB5/SDO, PC7/V _{RH} -PC0, PD5, TCMP	V _{OL}	_	_	0.3	V
Input High Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ/V _{PP} , RESET, OSC1	V _{IH}	0.7 × V _{DD}	_	V _{DD}	V
Input Low Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/V _{RH} –PC0, PD5, PD7/TCAP, IRQ/V _{PP} , RESET, OSC1	V _{IL}	V _{SS}	_	0.2 × V _{DD}	V
Data-Retention Mode Supply Voltage	V _{RM}	2.0	_	_	V
Supply Current ^{(2) (3) (4) (5)} Run Mode Wait Mode (ADC On) Wait Mode (ADC Off) Stop Mode 25°C 0 to 70°C (Standard) -40 to 125°C	I _{DD}	111	1.6 0.9 0.4 1.0	2.3 1.3 0.6 20 40 50	mA mA mA μA μA
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7/SCK-PB5/SDO, PC7/V _{RH} -PC0, PD5	I _{IL}	_	_	±10	μΑ
Input Current RESET, IRQ/V _{PP} , OSC1, PD7/TCAP	I _{In}	_	_	±1	μΑ
Capacitance Ports (As Inputs or Outputs) RESET, IRQ/V _{PP}	C _{Out}			12 8	pF

^{1.} Typical values at midpoint of voltage range, 25°C only


MC68HC705P9 — Rev. 4.0 **Technical Data**

^{2.} Run mode and wait mode I_{DD} measured using external square wave clock source (f_{OSC} = 2.1 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2

^{3.} Wait mode and stop mode I_{DD} measured with all ports configured as inputs; V_{IL} = 0.2 V; V_{IH} = V_{DD} – 0.2 V


^{4.} Stop mode I_{DD} measured with OSC1 = V_{SS}
5. Wait mode I_{DD} affected linearly by OSC2 capacitance

12.8 Driver Characteristics



- 1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V vs. I curves are approximately straight lines.
- 2. At V_{DD} = 5.0 V, devices are specified and tested for $V_{OL} \le 800$ mV @ I_{OL} = -0.8 mA.
- 3. At V_{DD} = 3.3 V, devices are specified and tested for $V_{OL} \le$ 300 mV @ I_{OL} = -0.2 mA.

Figure 12-1. Typical High-Side Driver Characteristics




- 1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V vs. I curves are approximately straight lines.
- 2. At V_{DD} = 5.0 V, devices are specified and tested for V_{OL} \leq 400 mV @ I_{OL} = 1.6 mA.
- 3. At V_{DD} = 3.3 V, devices are specified and tested for V_{OL} \leq 300 mV @ I_{OL} = 0.4 mA.


Figure 12-2. Typical Low-Side Driver Characteristics

MC68HC705P9 — Rev. 4.0

Electrical Specifications

12.9 Typical Supply Current vs. Internal Clock Frequency








Figure 12-3. Typical Supply Current vs. Internal Clock Frequency

Technical Data

MC68HC705P9 — Rev. 4.0

Electrical Specifications

Maximum Supply Current vs. Internal Clock Frequency

12.10 Maximum Supply Current vs. Internal Clock Frequency




Figure 12-4. Maximum Supply Current vs. Internal Clock Frequency

Electrical Specifications

12.11 5.0-Volt Control Timing

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	f _{OSC}	— dc	4.2 4.2	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	— dc	2.1 2.1	MHz
Cycle Time (1 ÷ f _{OP})	t _{CYC}	480	_	ns
Crystal Oscillator Startup Time	t _{OXOV}	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽¹⁾ Input Capture Pulse Width Input Capture Pulse Period	t _{RESL} t _H , t _L t _{TLTL}	4.0 125 Note ⁽²⁾	_ _ _	t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125	_	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽³⁾	_	t _{CYC}
OSC1 Pulse Width	t _{OH} , t _{OL}	90	_	ns
RC Oscillator Stabilization Time	t _{RCON}	_	5	μs
ADC On Current Stabilization Time	t _{ADON}	_	100	μs


^{1.} A 2-bit prescaler in the timer is the limiting factor as it counts 4 t_{CYC} 2. The minimum t_{TLTL} should not be less than the number of interrupt service routine cycles plus

¹⁹ t_{CYC} 3. The minimum t_{ILIL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC}

12.12 3.3 V Control Timing

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	f _{OSC}	— dc	2.0 2.0	MHz
Internal Operating Frequency (f _{OSC} ÷ 2) Crystal External Clock	f _{OP}	— dc	1.0 1.0	MHz
Cycle Time (1 ÷ f _{OP})	t _{CYC}	1	_	ms
Crystal Oscillator Startup Time	t _{OXOV}	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	t _{ILCH}	_	100	ms
RESET Pulse Width	t _{RL}	1.5	_	t _{CYC}
Timer Resolution ⁽¹⁾ Input Capture Pulse Width Input Capture Pulse Period	t _{RESL} t _H , t _L t _{TLTL}	4.0 250 Note ⁽²⁾	_ _ _	t _{CYC} ns t _{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	250	_	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽³⁾	_	t _{CYC}
OSC1 Pulse Width	t _{OH} , t _{OL}	200	_	ns

- 1. A 2-bit prescaler in the timer is the limiting factor as it counts 4 t_{CYC} 2. The minimum t_{TLTL} should not be less than the number of interrupt service routine cycles plus
- 3. The minimum t_{ILIL} should not be less than the number of interrupt service routine cycles plus 19 t_{CYC}



PINS	R1	R2	С
PA7-PA0			
PB7/SCK-PB5/SDO	3.26 kΩ	2.38 kΩ¾	50 pF
PC7/V _{RH} -PC0			

Figure 12-5. Test Load

MC68HC705P9 — Rev. 4.0

Technical Data

Electrical Specifications

Technical Data MC68HC705P9 — Rev. 4.0

Advance Information — MC68HC705P9

Section 13. Mechanical Specifications

13.1 Contents


13.2	Introduction	.149
13.3	28-Pin PDIP — Case #710	.149
13.4	28-Pin Cerdip — Case #733	. 150
13.5	28-Pin SOIC — Case #751F	.150

13.2 Introduction

The MC68HC705P9 is available in the following packages:

- Case 710 Plastic dual in-line package (PDIP)
- Case 733 Ceramic dual in-line package (Cerdip)
- Case 751F Small outline integrated circuit (SOIC)

13.3 28-Pin PDIP — Case #710



NOTES:

- POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.


8411 1 184	1010	1150	
MILLIMETERS		INC	HES
MIN	MAX	MIN	MAX
36.45	37.21	1.435	1.465
13.72	14.22	0.540	0.560
3.94	5.08	0.155	0.200
0.36	0.56	0.014	0.022
1.02	1.52	0.040	0.060
2.54	BSC	0.100	BSC
1.65	2.16	0.065	0.085
0.20	0.38	0.008	0.015
2.92	3.43	0.115	0.135
15.24 BSC		0.600	BSC
0°	15°	0°	15°
0.51	1.02	0.020	0.040
	MIN 36.45 13.72 3.94 0.36 1.02 2.54 1.65 0.20 2.92 15.24 0°	36.45 37.21 13.72 14.22 3.94 5.08 0.36 0.56 1.02 1.52 2.54 BSC 1.65 2.16 0.20 0.38 2.92 3.43 15.24 BSC 0° 15°	MIN MAX MIN 36.45 37.21 14.35 13.72 14.22 0.540 3.94 5.08 0.155 0.36 0.56 0.014 1.02 1.52 0.040 2.54 BSC 0.100 0.20 0.38 0.008 2.92 3.43 0.115 15.24 BSC 0.650 0.06

MC68HC705P9 — Rev. 4.0

Technical Data

Mechanical Specifications

13.4 28-Pin Cerdip — Case #733




NOTES:

- DIMENSIONS A AND B INCLUDES MENISCUS.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 4. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	1.435	1.490	36.45	37.84
В	0.500	0.605	12.70	15.36
С	0.160	0.230	4.06	5.84
D	0.015	0.022	0.38	0.55
F	0.050	0.065	1.27	1.65
G	0.100	BSC	2.54 BSC	
J	0.008	0.012	0.20	0.30
К	0.125	0.160	3.18	4.06
L	0.600 BSC		15.2	4 BSC
М	0°	15°	0°	15°
N	0.020	0.050	0.51	1.27

13.5 28-Pin SOIC — Case #751F



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.80	18.05	0.701	0.711
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27	BSC	0.050	BSC
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Technical Data

MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Section 14. Ordering Information

14.1 Contents

14.2	Introduction	5
14.3	MC Order Numbers	5

14.2 Introduction

This section contains ordering numbers for the MC68HC705P9.

14.3 MC Order Numbers

Table 14-1. Order Numbers

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number
Plastic DIP ⁽¹⁾	710	28	0 to +70°C -40 to +85°C -40 to +105°C -40 to +125°C	MC68HC705P9P MC68HC705P9CP MC68HC705P9VP MC68HC705P9MP
SOIC ⁽²⁾	733	28	0 to +70°C -40 to +85°C -40 to +105°C -40 to +125°C	MC68HC705P9DW MC68HC705P9CDW MC68HC705P9VDW MC68HC705P9MDW
CERDIP ⁽³⁾	751F	28	0 to +70°C -40 to +85°C -40 to +105°C -40 to +125°C	MC68HC705P9S MC68HC705P9CS MC68HC705P9VS MC68HC705P9MS

^{1.} DIP = dual in-line package

MC68HC705P9 — Rev. 4.0

Technical Data

^{2.} SOIC = small outline integrated circuit

^{3.} CERDIP = ceramic DIP

Ordering Information

Technical Data MC68HC705P9 — Rev. 4.0

Technical Data — MC68HC705P9

Index

Α	С
accumulator (A)49–50, 53	C bit55
ADC88	case outlines149–151
ADC (analog-to-digital converter)	CCF bit
block diagram130	ceramic resonator circuit28
features	CH[2:0] bits
I/O register summary131	condition code register
I/O registers	(CCR)45, 55, 69, 71–72, 112–115
ADC data register (ADDR) 132, 134–136	COP register (COPR)
ADC status and control	COP watchdog
register (ADSCR)	COP in stop mode98
addressing modes50	COP in wait mode
ADON bit	COP register (COPR)
ADRC bit	enabling and disabling
alternate timer registers (ATRH/L)	operation
ALU44	timeout period
AN[3:0] bits	COP watchdog reset68, 96–97
arithmetic/logic unit (ALU)45	COPC bit
antimetic/logic unit (ALO)	COPE bit42
В	CPU44
bootloader ROM37	block diagram45
bootload procedure	control unit44
bootloader circuit	features
location39	instruction set summary
brownout	instructions set
bypass capacitors	opcode map64
	registers45

Index

CPU registers	EPROM/OTPROM
accumulator (A)	bootloader circuit40
condition code register	EPROM erasing41
(CCR) .45, 55, 69, 71–72, 112–115	locations
index register (X)	programming37
program counter (PC)52, 55, 66, 72	external interrupt29, 69-70, 98, 116
stack pointer (SP)	external interrupt vector
crystal	external reset
AT-cut	external reset
strip	F
tuning fork27	features21
crystal oscillator circuit27	reatures
D	I .
data direction registers 121–122, 125	I bit69, 71–72, 112–115
data direction register A (DDRA)29, 83	I/O bits
data direction register B (DDRB)29, 86	ADON bit135–136
data direction register C (DDRC)29, 89	ADRC bit
data direction register D (DDRD)29, 92	AN[3:0] bits
data-retention mode	C bit
DCOL bit	CCF bit
DDRA[7:0] bits	CH[2:0] bits
	COPC bit
DDRB[7:5] bits	DCOL bit
DDRC[7:0] bits	DDRA[7:0] bits
DDRD5 bit92	DDRB[7:5] bits86
	DDRC[7:0] bits
E	DDRD5 bit92
electrical specifications	EPGM bit38
control timing	I bit69, 71–72, 112–115
current versus internal clock	ICF bit
frequency	ICIE bit71, 108–109
DC electrical characteristics141–142	IEDG bit110
driver characteristics	IRQ bit42
maximum ratings	LATCH bit
power considerations140	MSTR bit
electrostatic damage81	OCF bit
EPGM bit	OCIE bit
EPROM erasure37, 41	OLVL bit
EPROM programming register (EPROG)38	PA[7:0] bits
- 1 programming regions: (=: 110 3) 1100	PB[7:5] bits85

PC[7:0] bits88	output compare registers
PD5 bit91	(OCRH/L)
PD7 bit91	output compare registers
SIOP bit	(OCRH/OCRL)
SPE bit121–122, 125, 127	port A data register (PORTA)83
SPIF bit126	port B data register (PORTB)85
TOF bit71, 108, 111–113	port C data register (PORTC)88
TOIE bit	port D data register (PORTD)91
I/O pins	SIOP control register
IRQ/V _{PP} pin22, 29, 38–39, 42, 69	(SCR)121, 125, 127
OSC1 pin	SIOP data register (SDR) 126–127
OSC2 pin	SIOP status register (SSR)
PB5/SDO pin	timer control register (TCR)71, 109
PB6/SDI pin86, 120–122, 125	timer registers (TRH/L)
PB7/SCK pin	timer status register
PC3/AN0 pin	(TSR)71, 110, 114–115
PC3/AN3 pin	ICF bit71, 108, 111, 114, 116
PC4/AN2 pin	ICIE bit71, 108–109
PC5/AN1 pin	IEDG bit110
PC6/AN0 pin	index register (X)
PC7/V _{RH} pin	input capture interrupt100
PD7/TCAP pin	input capture registers
TCMP pin	(ICRH/L)103, 110–111, 114, 116
V _{SS} pin	
I/O port pin termination	instruction set
• •	addressing modes50
I/O registers	instruction set summary
ADC data register (ADDR) .132, 134–136 ADC status and control	instruction types52
	opcode map64
register (ADSCR)	internal clock96
alternate timer registers (ATRH/L)113 COP register (COPR)68, 97	frequency
data direction register A (DDRA)83	internal RC oscillator132, 134–135
data direction register B (DDRB)86	Interrupt108
data direction register C (DDRC)89	interrupts
data direction register D (DDRD)92	external interrupt
EPROM programming	external interrupt logic69
register (EPROG)	external interrupt timing70
input capture registers (ICRH/ICRL)103	interrupt flowchart74
input capture registers	interrupt processing72
(ICRH/L)	interrupt sources
mask option register	interrupt stacking order
(MOR)22, 37, 42, 96	reset/interrupt vector addresses

software interrupt69	0
timer interrupts	OCF bit
IRQ bit42	OCIE bit71, 108–109
IRQ latch69	OLVL bit
IRQ/V _{PP} pin22, 29, 38–39, 42, 69	on-chip oscillator27
_	frequency27
J	stabilization delay66, 98, 128
junction temperature	opcode map64
ı	operating temperature151
LATCH bit	options
	programmable22
low voltage protection	order numbers151
low-power modes	OSC1 pin
ADC in stop and wait modes	OSC2 pin27
data-retention mode80	output compare interrupt100, 104
SIOP in stop and wait modes	output compare registers
STOP instruction flowchart77	(OCRH/L)104, 110–111, 115
stop mode	
stop recovery timing	Р
STOP/WAIT clock logic 80	PA[7:0] bits
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 PDIP .149 SOIC .150
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .149 SOIC .150 package types .151
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120-122, 125
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120–122, 125 PB6/SDI pin .86, 120–122, 125
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120-122, 125 PB6/SDI pin .86, 120-122, 125 PB7/SCK pin .85, 121-122, 125
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120–122, 125 PB6/SDI pin .86, 120–122, 125
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120-122, 125 PB6/SDI pin .86, 120-122, 125 PB7/SCK pin .85, 121-122, 125
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120-122, 125 PB6/SDI pin .86, 120-122, 125 PB7/SCK pin .85, 121-122, 125 PB7SCK pin .120
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 Cerdip .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120-122, 125 PB6/SDI pin .86, 120-122, 125 PB7/SCK pin .85, 121-122, 125 PB7SCK pin .120 PC[7:0] bits .88
STOP/WAIT clock logic	PA[7:0] bits .83 package dimensions .150 PDIP .149 SOIC .150 package types .151 PB[7:5] bits .85 PB5/SDO pin .86, 120-122, 125 PB6/SDI pin .86, 120-122, 125 PB7/SCK pin .85, 121-122, 125 PB7SCK pin .120 PC[7:0] bits .88 PC3/AN3 pin .88, 131, 135

157

PC7/V _{RH} pin	R
PD5 bit	RAM
PD7 bit	locations36
PD7/TCAP pin39, 90, 103, 110–111	stack
pin assignments26	Reading112
pin functions	registers
port A	ADC I/O register summary
data direction register A (DDRA)83	parallel I/O port register summary82
port A data register (PORTA)83	parallel I/O register summary
port B29, 85	SIOP I/O register summary119
data direction register B (DDRB)86	timer I/O register summary
port B data register (PORTB)85	RESET pin28, 39, 66–68
port C	reset sources
data direction register C (DDRC)89 port C data register (PORTC)88	COP watchdog
port D	power-on
data direction register D (DDRD)92	RESET pin
port D data register (PORTD)	resets
ports	COP watchdog reset
parallel I/O port register summary82	COP watchdog reset operation96
port A	external reset67
port B	external reset timing67
port D90	low-voltage protection reset68
power dissipation136, 140	power-on reset (POR)66 power-on reset (POR) timing67
power supply (V _{DD})	reset sources
power supply (V _{PP})41	reset/interrupt vector addresses 73
power-on reset	_
program counter (PC)	\$
programmable options	SIOP (serial input/output port)
COP watchdog enable/disable 22, 96	block diagram
external interrupt pin triggering 22, 42	features
SIOP data format22, 120	I/O register summary119
0	I/O registers125
Q	low-power modes
quartz window37	operation
	unmig

Index

SIOP bit	I/O register summary 102 I/O registers 108 interrupts 71, 108 low-power modes 116 operation 101 reading 101, 113 timing 105–107 timer control register (TCR) 71, 109 timer interrupt vector 72 timer registers (TRH/L) 110–112
See "mechanical specifications."148	timer resolution101
SPIF bit	timer status register (TSR) .71, 110, 114-115
stack pointer (SP)	TOF bit
stack RAM36, 72	TOIE bit
stop mode	
effect on ADC	V
effect on capture/compare timer	V _{DD} power supply26, 41
effect on COP watchdog	V _{PP} power supply
STOP instruction flowchart	V _{SS} pin
stop recovery timing	
STOP/WAIT clock logic	W
supply voltage (V _{DD})96, 138	wait mode
	effect on ADC136
T	effect on capture/compare timer 116
TCMP pin	effect on COP watchdog
thermal resistance	effect on SIOP
timer	WAIT instruction flowchart
block diagram101	
footures 100	

MC68HC705P9/D