April 1989 Revised October 2000 9403A First-In First-Out (FIFO) Buffer Memory

FAIRCHILD

SEMICONDUCTOR

9403A First-In First-Out (FIFO) Buffer Memory

General Description

The 9403A is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9403A has 3-STATE outputs which provide added versatility and is fully compatible with all TTL families.

Ordering Code:

Order Number	Package Number	Package Description
9403APC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
Devices also available	in Tape and Reel. Specify	y by appending the suffix letter "X" to the ordering code.

Features

Serial or parallel input

■ 3-STATE outputs


■ Slim 24-pin package

Serial or parallel output

Expandable without external logic

■ Fully compatible with all TTL families

Logic Symbol



Connection Diagram

irf —	1	-	24	-v _{cc}
PL	2		23	- ORE
D ₀ —	3		22	-Q _S
D ₁ —	4		21	- 0 ₀
D ₂ —	5		20	- Q1
D3 -	6		19	- Q2
D _S	7		18	-Q3
CPSI -	8		17	- OE
ies —	9		16	- CPSO
TTS —	10		15	- OES
MR -	11		14	- TOS
GND	12		13	- TOP


© 2000 Fairchild Semiconductor Corporation DS010193

9403A

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
Pin Names	Description	HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL} 40 μA/400 μA 40 μA/400 μA 5.7 mA/16 mA 5.7 mA/16 mA -400 μA/8 mA
D ₀ -D ₈	Parallel Data Inputs	2.0/0.667	40 μΑ/400 μΑ
D _S	Serial Data Input	2.0/0.667	40 μΑ/400 μΑ
PL	Parallel Load Input	2.0/0.667	40 μΑ/400 μΑ
CPSI	Serial Input Clock	2.0/0.667	40 μΑ/400 μΑ
IES	Serial Input Enable	2.0/0.667	40 μΑ/400 μΑ
TTS	Transfer to Stack Input	2.0/0.667	40 μΑ/400 μΑ
OES	Serial Output Enable	2.0/0.667	40 μΑ/400 μΑ
TOS	Transfer Out Serial	2.0/0.667	40 μΑ/400 μΑ
TOP	Transfer Out Parallel	2.0/0.667	40 μΑ/400 μΑ
MR	Master Reset	2.0/0.667	40 μΑ/400 μΑ
OE	Output Enable	2.0/0.667	40 μΑ/400 μΑ
CPSO	Serial Output Clock	2.0/0.667	40 μΑ/400 μΑ
Q ₀ - Q ₃	Parallel Data Outputs	285/26.7	5.7 mA/16 mA
Q _S	Serial Data Output	285/26.7	5.7 mA/16 mA
IRF	Input Register Full	20/13.3	–400 μA/8 mA
ORE	Output Register Empty	20/13.3	–400 μA/8 mA

Block Diagram



Downloaded from Elcodis.com electronic components distributor

Functional Description

As shown in the block diagram the 49403A consists of three sections:

- An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

INPUT REGISTER (DATA ENTRY)

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.


Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F₃ flip-flop and resetting the other flip-flops. The \overline{Q} output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

Parallel Entry—A HIGH on the PL input loads the D_0 - D_3 inputs into the F_0 - F_3 flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the CPSI input must be LOW. If parallel expansion is not being implemented, IES must be LOW to establish row mastership (see Expansion section).

Serial Entry—Data on the D_S input is serially entered into the F₃, F₂, F₁, F₀, FC shift register on each HIGH-to-LOW transition of the \overline{CPSI} clock input, provided \overline{IES} and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops, $F_0\text{-}F_3$. The FC flip-flop is set, forcing the \overline{IRF} output LOW and internally inhibiting \overline{CPSI} clock pulses from affecting the register, Figure 2 illustrates the final positions in a 9403A resulting from a 64-bit serial bit train. B_0 is the first bit, B_{63} the last bit.



Functional Description (Continued)

Transfer to the Stack—The outputs of Flip-Flops F₀-F₃ feed the stack. A LOW level on the TTS input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403A as in most modern FIFO designs, the $\overline{\rm MR}$ input only initializes the stack control section and does not clear the data.

OUTPUT REGISTER (DATA EXTRACTION)

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-STATE 4-bit parallel data bus or on a 3-STATE serial data bus. The output section generates and receives the necessary status and control signals. Figure 3 is a conceptual logic diagram of the output section.




FIGURE 3. Conceptual Output Section


Parallel Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer ORE goes HIGH, indicating valid data on the data outputs (provided the 3-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, ORE will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, $\overrightarrow{\text{ORE}}$ remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer ORE goes HIGH indicating valid data in the register. The 3-STATE Serial Data Output, Q_S, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces ORE output LOW and disables the serial output, Q_S (refer to Figure 3). For serial operation the $\overline{\text{ORE}}$ output may be tied to the $\overline{\text{TOS}}$ input, requesting a new word from the stack as soon as the previous one has been shifted out.

Functional Description (Continued) EXPANSION

Vertical Expansion—The 9403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in Figure 4. Using the same technique, and FIFO of (15n + 1)-words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403A's flexibility for serial/ parallel input and output.





Horizontal Expansion—The 9403A can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in Figure 5. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The IRF output of the right most device (most significant device) is connected to the TTS inputs of all devices. Similarly, the ORE output of the most significant device is connected to the TOS inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output. Horizontal and Vertical Expansion—The 9403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of (15m + 1)-words by (4n)-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. Figure 7 and Figure 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure

into the FIFO array of Figure 6 is shown in Figure 9. **Interlocking Circuitry**—Most conventual FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403A incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

6. The final position of data after serial insertion of 496 bits


In the 9403A array of Figure 6 devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its $\overline{\mathsf{IES}}$ input from a row master or a slave of higher priority.


In a similar fashion, the ORE outputs of slaves will not go HIGH until their OES inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the IRF output of the final slave in that row goes HIGH and that output data for the array may be extracted when the ORE of the final slave in the output row goes HIGH.


The row master is established by connecting its IES input to ground while a slave receives it IES input from the IRF output of the next higher priority device. When an array of 9403A FIFOs is initialized with a LOW on the $\overline{\text{MR}}$ inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the Master Latch is set. Whenever TTS goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a \overline{TOS} or TOP input initiates a load-from-stack operation and sets the \overline{ORE} Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and \overline{ORE} goes HIGH. If the Master latch is reset, the \overline{ORE} output will be LOW until an \overline{OES} input is received.

9403 A







8

Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	$-55^{\circ}C$ to $+175^{\circ}C$
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL} \mbox{(mA)}$

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V 9403A

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Para	meter	Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode	Voltage			-1.5	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.4		V M		I _{OH} = -400	
	Voltage	10% V _{CC}	2.4			v	Min	$I_{OH} = -5.7 \text{ mA} (Q_n, Q_s)$
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 8 mA (IRF, ORE)
	Voltage	10% V _{CC}			0.5	v	IVIIII	$I_{OL} = 16 \text{ Ma} (Q_n, Q_s)$
IIH	Input HIGH Current				40	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current	Breakdown Test			100	μΑ	Max	V _{IN} = 7.0V
IIL	Input LOW Current				-0.45	mA	Max	$V_{IN} = 0.4V$
I _{OZH}	Output Leakage Cu	rrent			100	μΑ	Max	$V_{OUT} = 2.4V$
I _{OZL}	Output Leakage Cu	rrent			-100	μA	Max	$V_{OUT} = 0.5V$
I _{OS}	Output Short-Circuit	Current	-30		-130	mA	Max	$V_{OUT} = 0V$
I _{CEX}	Output HIGH Leaka	ge Current	1		250	μA	Max	V _{OUT} = V _{CC}
I _{CC}	Power Supply Curre	ent			170	mA	Max	$V_{O} = LOW$

		T _A =	T _A = +25°C		C to 70°C		
	Deservation	V _{CC} =	$V_{CC} = +5.0V$		+5.0V	l la la	Fig
Symbol	Parameter	C _L =	50 pF	C _L = 50 pF		Units	Numb
		Min	Max	Min	Max	1	
t _{PHL}	Propagation Delay,	1.5	20.0	1.5	21.0		
	Negative-Going						
	CPSI to IRF Output						Figure
t _{PLH}	Propagation Delay,	1.5	36.0	1.5	38.0	ns	11,
	Negative-Going						
	TTS to IRF						
t _{PLH}	Propagation Delay,	1.5	28.0	1.5	29.0		
t _{PHL}	Negative-Going	1.5	28.0	1.5	29.0	ns	Fig 13
	CPSO to Q _S Output						15
t _{PLH}	Propagation Delay,	1.5	46.0	1.5	48.0		
t _{PHL}	Positive-Going	1.5	46.0	1.5	48.0	ns	Figu
1112	TOP to Outputs Q ₀ -Q ₃						
t _{PHL}	Propagation Delay,					-	
	Negative-Going	1.5	35.0	1.5	37.0	ns	Fig 13
	CPSO to ORE						10
t _{PHL}	Propagation Delay,						
	Negative-Going	1.5	37.0	1.5	39.0		
	TOP to ORE						Figu
t _{PLH}	Propagation Delay,					ns	Figu
	Positive-Going	1.5	47.0	1.5	49.0		
	TOP to ORE						
t _{PLH}	Propagation Delay,						
	Negative-Going	1.5	42.5	1.5	45.0	ns	Fig 13
	TOS to Positive Going ORE						
t _{PLH}	Propagation Delay,						
	Positive-Going	1.5	28.0	1.5	29.0		
	PL to Negative-Going IRF					ns	Fig
t _{PLH}	Propagation Delay,					115	17
	Negative-Going	1.5	24.0	1.5	25.0		
	PL to Positive-Going IRF						1

Symbol			T _A = +25°C V _{CC} = +5.0V		T _A = 0°C to +70°C V _{CC} = +5.0V		Figure
	Parameter	v _{CC} = +3.0v С _L = 50 рF		v _{сс} = +5.0v С _L = 50 pF		Units	
		Min	Max	Min	Max		Number
t _{PLH}	Propagation Delay,		Max		Max		
	Positive-Going	1.5	39.5	1.5	41.0	ns	
	OES to ORE		00.0				
t _{PLH}	Propagation Delay,						
	Positive-Going	1.5	20.0	1.5	21.0	ns	Figure 18
	IES to Positive-Going IRF						Ũ
t _{PLH}	Propagation Delay,	1.5	20.0	1.5	20.0		
	MR to IRF	1.5	20.0	1.5	20.0	ns	
t _{PHL}	Propagation Delay,	1.5	33.0	1.5	35.0	ns	
	MR to ORE	1.0	00.0	1.0	00.0	110	
t _{PZH}	Propagation Delay,	1.5	14.0	1.5	14.0		
t _{PZL}	\overline{OE} to Q_0, Q_1, Q_2, Q_3	1.5	14.0	1.5	14.0	ns	
t _{PHZ}	Propagation Delay,	1.5	14.0	1.5	14.0		
t _{PLZ}	\overline{OE} to Q_0, Q_1, Q_2, Q_3	1.5	14.0	1.5	14.0		
t _{PZH}	Propagation Delay,	1.5	16.5	1.5	17.0		
t _{PZL}	Negative-Going	1.5	17.0	1.5	17.0		
	OES to Q _S					ns	
t _{PHZ}	Propagation Delay,	1.5	14.0	1.5	14.0	115	
t _{PLZ}	Negative-Going	1.5	14.0	1.5	14.0		
	OES to Q _S						
t _{PZH}	Turn On Time	1.5	60.0	1.5	60.0	ns	
t _{PZL}	TOS to QS	1.5	60.0	1.5	60.0	115	
t _{DFT}	Fall Through Time		500		500	ns	Figure 16
t _{AP}	Parallel Appearance Time,	-19.0	6.5	-20.0	7.0		
	ORE to Q ₀ -Q ₃	-13.0	0.0	-20.0	1.0	ns	
t _{AS}	Serial Appearance Time,	-9.5	14.5	-10.0	15.0	115	
	ORE to Q _S	-9.5	14.0	-10.0	15.0	1	
t _{DBU}	Bubble-Up Time		470	1	500	ns	

9403A

Downloaded from $\underline{\text{Elcodis.com}}$ electronic components distributor

Symbol		T _A = +25°C	T _A = 0°C to +7	D∘C	
	Parameter	$V_{CC} = +5.0V$	V _{CC} = +5.0V	Units	Figur Numb
		Min Ma	ax Min M	lax	
t _S (H)	Setup Time, HIGH or LOW	15.5	16.0		
t _S (L)	D _S to Negative CPSI	15.5	16.0	ns	Figure
t _H (H)	Hold Time, HIGH or LOW	2.0	2.0	115	11, 1
t _H (L)	D _S to CPSI	2.0	2.0		
t _S (L)	Set-Time, LOW	18.0	18.0	ns	Figure
	Negative-Going IES to CPSI	10.0	10.0	115	rigure
t _S (L)	Set-Up Time, LOW	65.0	70.0	ns	Figure 1
	Negative-Going TTS to CPSI	05.0	70.0	115	rigure
t _S (H)	Set-Up time, HIGH or LOW	0	0		
t _S (L)	Parallel Inputs to PL	0	0	ns	
t _H (H)	Hold Time, HIGH or LOW	0	0	115	
t _H (L)	Parallel Inputs to PL	0	0		
t _W (H)	CPSI Pulse Width	30	32		Figure
t _W (L)	HIGH or LOW	20	20	ns	11, 1
t _W (H)	PL Pulse Width, HIGH	16.5	17.0	ns	Figur 17, 1
t _W (L)	TTS Pulse Width, LOW Serial or Parallel Mode	16.0	17.0	ns	Figure 11, 12, 14
t _W (L)	MR Pulse Width, LOW	15.0	15.0	ns	Figure
t _W (H)	TOP Pulse Width	15.0	17.0	ns	Figure
t _W (L)	HIGH or LOW	15.0	15.0	115	rigure
t _W (H)	CPSO Pulse Width	17.0	17.0		Figur
t _W (L)	HIGH or LOW	17.0	18.0	ns	13, 1
t _{REC}	Recovery Time MR to Any Input	16.5	19.0	ns	Figure

