

CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER WITH ONE TIME PROM

MB88P505H

ONE TIME PROGRAMMABLE READ ONLY MEMORY VERSION OF HIGH-SPEED CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER

The Fujitsu MB88P505H has One Time PROM(OTPROM) for program memory, they are include by the MB88500H series. Its architecture and instruction set are the same as the MB88505H, packaged in a same package.

MB88P505H contains a 4K by 8-bit OTPROM (program memory) by 8-bit, 256 by 4-bit static RAM (data memory), 36 I/O lines (including a serial I/O port with a 4-/8-bit buffer), an 8-bit timer/counter, and a clock generator.

Its instruction execution time is 1.5 µs min. at a 8 MHz crystal with a prescaler. These devices are fabricated by silicon-gate CMOS process, and packaged in an 42-pin plastic standard/shrink DIP (suffix -P/-PSH) or 48-pin plastic flat package (suffix -PF). It operate with +5V power supply over the temperature range of -30°C to +70°C.

For quickly provide, Fujitsu provide the two standard versions (-101 and -102).* Also, Fujitsu can prepare the same option for MB88505H as a customer request.


For programming of One Time PROM which include the MB88P505H, Fujitsu provide the exclusive writer (MB2115-100 and -102) which include the MB2115 series. By use this writer, customer can write themselves. So customer can reduce the Turn Around Time, change/modify the program is easy.

To minimize system cost and development time. Fujitsu provides a complete complement of hardware and software development tools.

* Standard version's package is a 42-pin standard DIP only.


TM330-B872: February 1987






42-PIN PLASTIC STANDARD DIP (DIP-42P-M01)

MB88P505H-PSE



42-PIN PLASTIC SHRINK DIP (DIP-42P-M02)

MB88P505H-PF



48-PIN PLASTIC FLAT PACKAGE (FPT-48P-M02)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



FEATURES

- One Time PROM Version of CMOS Single Chip 4-bit Microcomputer
- Program Memory: 4K x 8-bit one time PROM
- Data Memory: 256 x 4-bit static RAM
- 36 I/O Lines:
 - o K-Port: 4-bit parallel input only port
 - o P-Port: 4-bit parallel output only port
 - o O-Port: Dual 4-bit parallel input/output port
 - o R-Port: Four 4-bit parallel or 16 individual input/output port
 - o C-Port: Serial I/O, interrupt input, timer/counter input, and timing output
- Three Selectable Output Port (0-, P-, R-Ports) Circuits with Mask option:
 - o Standard open-drain: (-102)
 - o Standard pullup : (-101)
- 8-bit Programmable Timer/Counter with Auto-loading Function and Two Clock Modes:
 - o Internal (Timer)
 - o External (Counter)
- Software Selectable 4-/8-bit Serial Buffer with 3 Software Shift Clock Modes:
 - o Internal clock
 - o External clock
 - o Software clock
- On-chip Clock Generator with Two Mask Options:
 - o External crystal/ceramic resonator or external clock drive (-101, -102)
 - o External RC-network or external clock drive
- Selectable 1/2 Clock Prescaler for Expanding Clock Range with Mask Options:
 - o Without prescaler
 - o With prescaler (-101, -102)
- Single Level Four Prior Source Maskable Interrupt:
 - o External
 - o Clock
 - o Timer/counter overflow
 - o Serial buffer full/empty
 - 0
- · 8-nesting Levels for Subroutine Call
- Instruction Set : Same as the MB88505 and MB88505H
 - o Number of instructions : 76
 - o Instruction length/cycle: 1, 2, or 3 bytes/1, or 2 cycle
 - o Execution time : 1.5 µs min. using 8 MHz clock with prescaler
- On-chip Power-on Reset Circuit
- Two Selectable Output Port (P-Port) Level During Reset with Mask Option: •High level (-101, -102)
 - •Low level


FEATURES (Continued)


- · Selectable Low Power Standby Function (Software initiation and hardware release) with Mask Option: o Yes (-101, -102)


 - o No
- · Two Selectable Output During Standby with Mask Option:
 - (-102)
 - o High impedance (-101)
- Two Software Selectable Oscillation States During Standby:
 - o Idle
 - o Stop
- · Selectable Standby Off Reset with Mask Option:
 - o Yes
 - o No (-101, -102)
- Selectable Watch-dog Timer Function with Mask Option:

 - o No (-101, -102)
- Low Power Dissipation:
 - o 6 mA at fc=1 MHz typ. (Active mode)
 - o 10 µA at fc=0 MHz max. (Standby mode)
- Single +5V Power Supply:
 - o 4.5V to 5.5V (Active mode)
 - o 3.5V to 6.0V (Standby mode)
- Wide Operation Temperature Range: T_A= -30 °C to + 70 °C
- · Silicon Gate CMOS Technology
- Three Selectable Package by Mask Option:
 - o 42-Pin plastic standard DIP: DIP-42P-M01 (-101, -102)
 - o 42-Pin plastic shrink DIP: DIP-42P-M02
 - o 48-Pin plastic flat package: FPT-48P-M02
- To Programming, Exclusive Writer (MB2115-100, -102)
- Powerful Development Support (Refer to Table 8)

Note: Suffix -101 and -102 indicate a kind of the standard version.







PIN DESCRIPTION

Fig. 1 and Table 1 show the pin assignment and pin description of the MB88P505H.

Table 1: PIN DESCRIPTION

Symbol	Pin No.	Туре	pe Name & Function				
• Power S	r Supply						
v _{CC}	42 (18)	ı	+5V DC power supply pin.				
v _{SS}	21 (42)	1	Ground pin.				
• Clock							
EX	16 (36)	I	Oscillator Input: Input to the inverting amplifier that forms the on-chip oscillator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillation types can be selected using mask option. When an external oscillator is used, the EX pin receives the external oscillator signal. This pin is a non-hysteresis input when the crystal/				
			ceramic oscillator is selected, and a hysteresis input when the RC-network oscillator is selected. Standard chip (Suffix -101 or -102) are fixed at crystal/ceramic resonator.				
X	17 (37)	0	Oscillator Output: Output of the inverting amplifier that forms the on-chip oscillator, and input to the internal clock generator. An external crystal/ceramic resonator or RC-network is connected between the EX and X pins. Either of these two oscillator types can be selected using mask option. When an external oscillator is used, the X pin should be left open.				
• Device	Control						
RESET	18 (38)	1/0	Reset: This pin function as an external reset input or power-on reset output.				
			External reset input: A reset input to the internal reset circuit. A low level on the RESET pin forcedely stops the MCU's operation, and initializes its internal state. After the RESET pin returns high, the MCU restarts execution of program from address #0. The RESET pulse must be low for at least two instruction cycles while the oscillator is stably running after power-on. This pin is a hysteresis input with an internal pullup resistor. An external capacitor from the RESET pin to the VSS pin (and the internal pull-up resistor), whose time constant should be greater than the reset time required (12 clock periods) composes the external reset circuit.				

Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function
• Device	Control (L	
RESET	18 (38)		Power on reset output: A reset output from the on-chip reset control circuit. Normally this output is high during the active operation except the reset mode. The rising of the VCC voltage after power on outputs a low level on the RESET pin, and then automatically returns high after it has passed 2 ¹⁸ clock periods since the oscillator starts by power on. This pin is a hysteresis input with an internal pullup resistor.
START	41 (16)	I	Start: A standby release input to the internal standby control and status registers that control and monitor the on-chip standby control circuit. A high level on the START pin during the standby mode sets the standby release flag (STF) in the standby status register, resets the standby enable flag (STBE) in the standby control register, and triggers the standby release sequence to return the MCU to the active mode. Before the START pulse is applied, the VCC voltage must return to the active operation range (4.5V to 5.5V) when the battery backup is used. Also, the START pin must be low before the standby mode is initiated. The START pin state (logical level) is reflected in the standby release input (START) flag (STIF) in the standby status register, regardless of during the standby mode or active mode, and besides even when the standby function is not implemented using mask option. Therefore, the START pin state can be sensed by reading the standby status register using IN instruction (with Y=8). This pin is a hysteresis input with an internal pull-down resistor. Also, this pin function is assigned to
			VPP pin for programming the OTPROM.
• C-Port	19	1 1	Interrupt Request: A maskable external interrupt input
ĪRQ	(39)		to the on-chip interrupt control circuit. The falling edge of the IRQ pulse sets the external interrupt request flag (IRF) in the interrupt flag register regardless of enabling or disabling the external interrupt. If the external interrupt is enabled in advance by EN instruction, the interrupt sequence starts at once. Otherwise, the IRF flag is internally held as an interrupt source. Also, the IRQ pin state (logical level), which is reflected in the external interrupt input flag (IF) regardless of enabling or disabling the external interrupt, is testable using TSTI instruction. (When IRQ = L, IF = 1; otherwise IF = 0.)



Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function					
• C-Port	(Continue							
ĪRQ	19 (39)	I	This pin is a hysteresis input with an internal pullup resistor.					
TC	20 (40)	I	Timer/Counter: An external count clock input to the onchip 8-bit timer/counter. The falling edge of the TC pulse increments the timer/counter by one bit, when the external count clock (counter) mode is enabled by EN instruction programming the timer/counter prescaler select register using OUT instruction (with Y = B). Also, the TC pin state (logical level), which is reflected in the timer/counter input flag (TCF) in the timer/counter prescaler select register regardless of enabling or disabling the external count clock (counter) mode, is testable by reading the prescaler select register using IN instruction (with Y = B). (When TC = L, TCF = 1; otherwise TCF = 0.) This pin is inactive as a count clock input when the external count clock mode is not selected or the timer/counter is disabled by DIS instruction or reset. This pin is a hysteresis input with an internal pullup resistor.					
SC/TO	22 (44)	I/0	Shift Clock/Timing Output: One of the shift clock input (SC), shift clock output (SC), or synchronous timing output (TO) is enabled using EN instruction. SC: 1) Shift clock input to the on-chip serial port:					
			When the external shift clock mode is enabled for the serial port, the falling edge of the external SC clock shifts the contents of the internal serial buffer one bit right (from MSB to LSB). This input is inactive when the external clock mode is not selected or the serial port disabled by DIS instruction or reset. This pin is a hysteresis input.					
			2) Shift clock output from the on-chip serial port: When the internal shift clock mode is enabled, the internal shift clock shifts the contents of the serial buffer one bit right. In this mode, the internal timing signal selected is output onto the SC pin for synchronization.					
		0	TO: Synchronous timing output: When the ting output is enabled, the internal timing signal ich is generated by the on-chip state counter ou and \$1 and \$2) is output onto the TO pin. By DIS in function or reset, the TO pin is disabled and stops issuing the timing output.					

Symbol	Pin No.	Туре	Name & Function			
• C-Port	(Continue	d)				
SI	23 (45)	I	Serial Data Input: Data input to the on-chip serial port. The rising edge of the external (SC) or internal shift clock shifts the data bit on the SI pin into the MSB of the serial buffer register when the serial port is enabled by EN instruction. Also, the SI pin state (logical level) is reflected in the serial data input flag (SIF) in the serial port prescaler select register regardless of enabling or disabling the serial port. Therefore, the SI pin can be sensed by reading the prescaler register using IN instruction (with Y = A).			
SO	24 (46)	0	Serial Data Output: Data output with latch of the on- chip serial port. The falling edge of the external (SC) or internal shift clock shifts the LSB data of the serial buffer register to the serial port output latch, regardless of enabling or disabling to serial port. The content of the output latch directly appears on the SO pin. This pin is a CMOS pull up output, and is set high by reset.			
• I/O Por	ts					
K3-K0	15-12 (35-32)	I	K-Port: A 4-bit parallel non-latched input only port. KO is LSB. 4-bit data on K-Port is input into the accumulator by INK instruction. These pins are internally pullup.			
P3-P0	36-33 (10- 7)	0	P-Port: A 4-bit parallel latched output only port. PO is LSB. 4-bit data in the accumulator is output to P-Port by OUTP instruction. Refer to Table 4 User mask options for available making option. For standard version device, port option of MB88P505H-101 is standard pullup, MB88P505H-102 is standard open-drain output.			
03-00,	28-25 (2,1,48, 47) 32-39 (6-3)	0	O-Port: An dual 4-bit parallel latched output only port. 00 and 04 are LSB. By OUTO instruction, 4-bit data in the accumulator is output, without conversion, onto the lower nibble (03-00) or upper nibble (07-04) of O-Port, depending on whether the carry flag (CF) is "0" or "1". Refer to Table 5 User mask options for available making option. For standard version device, port option of MB88P505H-101 is standard pullup, MB88P505H-102 is standard open-drain output.			

Table 1: PIN DESCRIPTION (Continued)

Symbol	Pin No.	Туре	Name & Function				
• I/O Por	• I/O Port (Continued)						
R3 -R0,	40-37, (15-12)	1/0	R-Port: This port functions as three 4-bit parallel input and one 3-bit parallel input (non-latched)/output				
R7 -R4,	4- 1, (23-20)		(latched) ports, or 15 individual input (non-latched)/output (latched) lines, depending on instructions.				
R11-R8,	8-5,		Novella 7/0. Feel / bla and 2 bla man de court B Day				
R14-R12	(27-24) 11- 9 (31,29, 28)		Parallel I/O: Each 4-bit and 3-bit port is named R-Port #0 (R3-R0), R-Port #1 (R7-R4), R-Port #2 (R11-R8), and R-Port #3 (R14-R12), and is indirectly addressed by the Y-register (Port #). 4-bit data in the accumulator is output to an addressed port of R-Ports #0 to #3 by OUT instruction. 4-bit data on the addressed port is input into the accumulator by IN instruction. (Before IN instruction, the port to be addressed must be set up to "1" state (input) mode).)				
			Individual I/O: Each line from R14 to R0 is indirectly addressed by the Y-register (Bit #). The addressed line is individually set/reset by SETR/RSTR instruction, and especially each line of R-Port #0 (R3-R0) is directly set/reset by SETD/RSTD instruction. The addressed line is individually testable by TSTR instruction, and each line of R-Port #2 (R11-R8) is directly testable in particular by TSTD instruction. (Before the TSTR and TSTD instructions, the line to be addressed must be set up to "1" (input mode).)				
			Refer to Table 4 MB88P505H-5XX customized user mask option and Table 5 MB88P505H-101 AND -102 standard version User mask options for available making option.				
			For standard version device, port option of MB88P505H-101 is standard pullup, MB88P505H-102 is standard open-drain output.				
			R4 and R5 are assigned the WCLK and PROG pin for programming the OTPROM.				



Table 1: PIN DESCRIPTION (Continued)

Symbol ·	Pin No.	Туре	e Name & Function			
• Program	ming					
VPP	41 (16)	1	PROM Supply Pin: +18V/+5V power supply pin. When program to the internal PROM, +18V power supply connect to this pin. In normal operation (non-programming mode), should be connect to the VCC pin for internal PROM. This pin is common to START pin.			
PROG	2 (21)	I	Programming: Program enable signal input for data program to the internal PROM. When data program to the internal PROM, set to a High for enable the programming. In operation, set to a Low for disable the programming. This pin is common to R5 pin.			
WCLK	1 (20)	I	Programming Clock: Programming pulse input for data program to the internal PROM. When data program to the internal PROM. This pin is common to R4 pin.			
NC	(11,17, 30,41)	-	Non Connection: These pin are non connection pin.			
OPEN	(19,43)	-	Open: These pin should not to be connect.			

Note: Parenthesis number is applied to suffix -PF,



DIFFERENCES BETWEEN MB88505/H AND MBP88505H

Following differences are user requested option (customized) devices (suffix -5XX) and MB88505/H. User requested option is indicate by suffix as -5XX.

Table 2: DIFFERENCES BETWEEN MB88505/H AND MB88P505H

Device Item	MB88505	MB88505H	МВ88Р505Н	Notes	
ROM	Internal mask ROM	Internal mask ROM	Internal PROM		
Pin: - Pin 1 (20) - Pin 2 (21) - pin 41(16)	· R4 · R5 · START	- R4 - R5 - START	· R4/WCLK · R5/PROG · START/VPP		
fc (Clock	Min. 0.5MHz	Min. 2 MHz	Min. 0.5MHz	OTP ROM version (H) can cover mask ROM	
frequency*)	•		Max. 4 MHz	parts' H and non-H.	
ICC (VCC active supply current)	Typ. 2mA (fc= 1MHz, VCC=5.0V, Outputs open)	Typ. 4mA (fc= 2MHz, VCC=5.0V, Outputs open)	Typ. 2mA (fc= 1MHz, VCC=5.0V, Outputs open)		
	Max. 6mA (fc= 1MHz, VCC=5.5V, Outputs open)	Typ. 12mA (fc= 2MHz, VCC=5.5V, Outputs open)	Max. 6mA (fc= 1MHz, VCC=5.5V, Outputs open)		
ICCH (VCC standby supply current)	Max. 10µA (fc=0Hz, VCC=6.0V, Outputs open)	Max. 10μA (fc=0Hz, VCC=6.0V, Outputs open)	Max. 10µA (fc=0Hz, VCC=6.0V, Outputs open)		
TA (Operating ambient temperature)		-40°C to +85°C	-30°C to +70°C (Preliminary)		

^{*} Without prescaler.



INPUT/OUTPUT CIRCUITS

All input-only pins are internally pulled up, and all output-only and input/output pins except O-, P-, and R-Ports have push-pull output buffer (standard pull-up). O-, P-, and R-Ports can have push-pull (standard pull-up) or open-drain (standard) buffer using mask option.

Table 3: INPUT/OUTPUT CIRCUITS

Pin	Circuit	Note
EX, X	• Crystal/Ceramic OSC or external clock* (-101, -102) EX PN N	 Non-hysteresis inverter Feedback resistor: Approx. 2 MΩ typ. (at ·V_{CC}=5V) * When only external clock drive is used, we recommend RC-network OSC.
	• RC-Network OSC or external clock* EX X	• Hysteresis inverter • Without feedback resistor * When only external clock drive is used, we recom- mend RC-network OSC.
IRQ, TC, SI, K-Port	• Input only pin	• Input pull-up resistor (P-ch. Tr.): Approx. 300kΩ typ. (at V _{CC} =5V) * Hysteresis inverter for IRQ, TC
START/VPP	VPP switch	• Input pull-down resistor (N-ch. Tr.):Approx. 300kΩ typ. at (V _{CC} =5V)



Table 3: INPUT/OUTPUT CIRCUITS (Continued)

Pin	Circuit	Note
RESET,* SC/TO,* R0-R3,** R6-R14**	• Input/Output Pin	• Output pull-up resistor (P-ch. Tr.): RESET: Approx. 300kΩ typ. SC/TO: Approx. 10kΩ typ. (at V _{CC} =5V) * Hysteresis inverter for RESET, SC/TO • Output port options for O-, P-, and R-Port: 1: Standard pull-up(-101): Pull-up resistor
SO, P-Port,** O-Port **	• Output-Only Pin	(P-ch. Tr.): Approx. 10kΩ typ. (at V _{CC} =5V) **2: Standard open-drain(102) Without P-ch. pull-up resistor
R4/WCLK, R5/PROG		• Output pull-up resistor (P-ch. Tr.): 10kΩ typ. (at Vcc=5V)

MB88P505H FUJITSU

USER MASK OPTIONS

The MB88P505H-5XX which user requested option version has the following mask options. (Standard version is refer Table 5 STANDARD VERSION MASK OPTIONS.)

Table 4: MB88P505H-5XX CUSTOMIZED USER MASK OPTIONS

Optional Feature	Symbol	Option	Option No.	Note
Clock Prescaler	CLK	No	0	f _C =0.5 MHz to 4 MHz
		Yes	1	f _C =1 MHz to 8 MHz
Oscillator Type	OSC	Crystal/ceramic OSC or external clock*	0	
		RC-network OSC or external clock*	1	
Output Port Type	PORT	Standard open-drain	0/L	Output port circuit option selected must be the same for
		Standard pull-up	1/L	all O-, P-, and R-Ports.
Standby Function	STBY	No	0	
		Yes(Software initiation)	1	
Output Port State During	STATE	Hold	0	Output port state option selected must be the same for
Standby		High-Z	1	all O-, P-, and R-Ports.
Standby Off Reset	SOR	No	0	
Function	•	Yes	1	
Watch-dog Timer Function	WDR	No	0	
		Yes	1	
Output Port (P-Port) Level	RST	High	0	
During Reset		Low	1	O-, and R-Port are fixed at high level

Fujitsu prepared two standard option (Suffix -101 or -102) for MB88P505H and they have the following mask options. For unselected options, Fujitsu can supply for suffix -5XX (Refer to Table 4)

Table 5: MB88P505H-101 AND -102 STANDARD VERSION MASK OPTIONS

Optional Feature	Symbol	MB88P505H-101	MB88P505H-102	Note
Clock Prescaler	CLK	Yes	Yes	fc=1MHz to 8MHz
Oscillator Type	OSC	Crystal/ceramic OSC or external clock*	Crystal/ceramic OSC or external clock*	
Output Port Type	PORT	Standard pull-up	Standard open-drain	
Standby Function	STBY	Yes(Software initiation)	Yes(Software initiation)	
Output Port State During Standby	STATE	High-Z	Hold	
Standby Off Reset Function	SOR	No	No	
Watch-dog Timer Function	WDR	No	No	
Output Port (P-Port) Level During Reset	RST	High	High	

MB88P505H FUJITSU

NOTES ON OPERATION

• Prevention Latch-up

Latch-up may occur in CMOS devices when a voltage higher than $V_{\rm CC}$ or lower than $V_{\rm SS}$ is applied to any input or output pin, or when a voltage exceeding the absolute maximum ratings is applied between $V_{\rm CC}$ and $V_{\rm SS}$ pins. If latch-up occurs, the supply current increases greatly, and the device may be thermally destroyed. Therefore, applied voltages should not exceed the maximum ratings.

· Treatment of Unused Pins


Unused input pins should be pulled up or down with external resistors or they may cause some malfunction. (However, the X pin should be open when an external clock oscillator is used.)

• Special Function of 00 Pin

The 00 pin has another function as a test terminal, in addition to its normal function 0-Port. If the 00 pin is forced low (less than 0.8Vcc) while the $\overline{\text{RESET}}$ pin is low, the MCU is placed in the test mode. Therefore, the 00 pin should not be forced low while the $\overline{\text{RESET}}$ pin is low (when all output ports are initialized).

Especially when the open-drain is selected for the output port option, the 00 pin should be externally pulled up because such open-drain outputs are subject to noise disturbance if left floating.

At least 2 instruction cycles are required to change 00 pin from high to low after releasing reset (RESET: Low + High)



External Capacitors for Crystal Oscillation

Fig. 7 gives an aim of an area where the on-chip oscillator has stable oscillator characteristics and short oscillation stabilization time when an average crystal resonator is used.

The external capacitor should be adjusted to individual crystal resonators when precise oscillation frequency is required. It is recommended to use crystal with a frequency higher than required oscillation frequency, together with the on-chip divided-by-two prescaler, because crystal resonators with lower oscillation frequency generally tends to have longer stabilization time and wider characteristics variation.



NOTES ON OPERATION

• Supply Voltage

Malfunction may occur even within the recommended operating supply voltage if the supply voltage changes rapidly. Therefore, the supply voltage should be regulated as well as possible. The following conditions are recommended for the power supply:

- (1) V_{CC} ripple (peak-to-peak value) at commercial frequency (50Hz to 60Hz): Less than 10% of typical V_{CC} value.
- (2) V_{CC} transient change rate (such as at switching of power supply): Less than 0.1V/ms.
- These devices is different from production version, So, note that Table 2 differences between MB88505/H and MB88P505H.

INSTRUCTION SET DESCRIPTION

The MB88P505H instruction set includes 76 instructions, 86% of which are single-byte and single-cycle, 13% two-byte two-cycle, and 1% two byte three-cycle. The MB88P505H instruction set is exactly the same as the MB88505 and MB88505H instruction set, and is divided into ten functional groups:

- Register-to-register transfer
- Register-to-memory transfer
- Constant transfer
- · Arithmetic and logical operations
- Bit manipulation
- Control
- Input/Output
- Branch
- Flag manipulation
- Other

Tables 6 and 7 summarize the MB88P505H instruction set.

Table 6: INSTRUCTION SET SUMMARY

	Mnemo	nic	Code				Byte/	0
	+oper	and	(Hex.)	ZF	CF	ST	Cycle	Operation
Register-	HTAT		05	•	•	•	1/1	TH+(AC)
to-	TATL		06	•	•	•	1/1	TL+(AC)
Register	TAS		07	•	•		1/1	SB+(AC)
Transfer	TAY		04	•	•	•	1/1	Y←(AC)
Ì	TSA		17	t .	•	•	1/1	4-bit mode: AC+(SB _L),
								8-bit mode: AC+(SB _L), X+(SB _H)
	TTHA		15	t	•	•	1/1	AC←(TH)
	TILA		16	1	•	•	1/1	AC←(TL)
	TYA	l	14	1	•	•	1/1	AC+(Y)
	XX		1B	1*1	•	•	1/1	(AC)≠(X)
Register-	L		OD	1	•	•	1/1	$AC+\{M(X,Y)\}$
to-	LS	[2B	1	٠	•	1/1	$SB+\{M(X,Y)\}$
Memory	ST	l	1D	•	•	•	1/1	M(X,Y)+(AC)
Transfer	STDC		1A	•	•	†C	1/1	M(X,Y)+(AC), $Y+(Y)-1$
	STIC	1	0A	•	•	†C	1/1	M(X,Y)+(AC), Y+(Y)+1
	STS		2A	‡	•	•	1/1	$M(X,Y)\leftarrow(SB)$
	X		OB	‡*1	•	•	1/1	$(AC) \neq \{M(X,Y)\}$
	XD	D	50-53*			.	1/1	(AC)≠{M(0,D)}; D=0 to 3 (X=0, Y=D)
	XYD	D	54-57*		•	•	1/1	$(Y) \neq \{M(0,D)\}; D=4 \text{ to } 7 (X=0, Y=D)$
Constant	CLA		90	Ţ	•	•	1/1	AC+0 (Included in LI instruction)
Transfer	LI		90-9F*		•	•	1/1	AC+imm; imm=0 to 15
	LXI	imm	58-5F*		•	•	1/1	X3+0, X2 to X0+imm; imm=0 to 7
	LXID		3D90-	‡	•	•	2/2	X+imm; imm=0 to 15
			3D9F*					
	LRXA	imm		•	•	•	2/3	$X \leftarrow \{ROM(\underbrace{imm \ X \ Y})\}d, d=7-4$
			3D3F*					$AC+\{ROM(\underline{imm} \ X \ Y)\}d, d=3-0$
								imm=0 to 31
	LYI	imm			٠	•	1/1	Y +imm; imm=0 to 15
Arithmetic		_	0E	ţ.	:	ţÇ	1/1	$AC+(AC)+\{M(X,Y)\}+(CF)$
& Logical	ΑI	imm		‡	‡	†C	1/1	AC+(AC)+imm; imm=0 to 15
Operations			3D8F					
	AND		0F	t	•	↓Z	1/1	$AC\leftarrow(AC)\cap\{M(X,Y)\}$
	C	_	2E	‡	‡	ΙZ	1/1	$\{M(X,Y)\}-(AC)$
	CI		BO-BF*		‡	ŧΖ	1/1	imm-(AC); imm=0 to 15
	CYI	imm	AO-AF	•	•	1Z	1/1	imm-(Y); imm=0 to 15

3-21



Table 6: INSTRUCTION SET SUMMARY (Continued)


	Mnemon	ic	Code	Fla	g/St	atus	Byte/	0
	+Opera		(Hex.)	ZF	CF	ST	Cycle	
Arithmetic		_	10	•	ŧ	1C	1/1	AC+(AC)+6 if $(AC)>9$ or $(CF)=1$
& Logical	DAS		11		1	†C	1/1	AC+(AC)+10 if (AC)>9 or (CF)=1
Operation	DCA		3D8F	:	1	†C	1/1	AC+(AC)+15 (Included in AI instruc-
Operacion	DCM		19	:		1C	1/1	$M(X,Y)+\{M(X,Y)\}-1$ tion)
Į.	DCY		18			†C	1/1	Y+(Y)-1
	EOR		2F	:	•	ΙZ	1/1	$AC+\{M(X,Y)\}\oplus(AC)$
	ICA	_	3D81	1	1	тС	1/1	AC+(AC)+1 (Included in AI instruc-
	ICM	1	09	‡	. '	1C	1/1	$M(X,Y)+\{M(X,Y)\}+1$ tion)
	ICX		3DAC			1C	2/2	X+(X)+1
	ICY	1	08	t		†C	1/1	Y+(Y)+1
ļ	NEG	\neg	2D	•		ΙZ	1/1	AC+(AC)+1
	OR	_	1F	1	•	ΙZ	1/1	$AC \leftarrow \{M(X,Y)\} \cup (AC)$
}	ROL	_	OC	1	1	1C	1/1	
1	1102	J	•				ļ [*]	+CE- A.C.
	ROR		1C	:	1	1C	1/1	
								,A,C,,,CE
	SBC		1E	‡	‡	†C	1/1	$AC+\{M(X,Y)\}-(AC)-(CF)$
Bit	RBIT 1	qd	34-37*		•	•	1/1	$\{M(X,Y)\}$ bp+0; bp=0 to 3
Manipula-	SBIT 1	bp	30-33*	•	<u> </u>	·	1/1	{M(X,Y)}bp+1; bp=0 to 3
tion		bp	3DA4	٠	•	•	2/2	(AC)bp+0 ; bp=0 to 3
1			3DA7 *		1			
	SBA	bp	3DA0	•		1.	2/2	(AC)bp+1 ; bp=0 to 3
ì			3DA3 *		<u> </u>	<u> </u>	<u> </u>	
		bp	4C-4F*		1.	ΨZ	1/1	(AC)bp-1 ; bp=0 to 3
	TBIT		38-3B*	<u> • </u>	<u> • </u>	ŧΖ	1/1	$\{M(X,Y)\}$ bp-1; bp=0 to 3
Control	EN	imo		١.	١.	1.	2/2	Enable the internal resources by
İ		į	3EFF*		ŀ	1	1	the operand byte (2nd byte); *3
	DIS	imm	3F00-	•	.	1.	2/2	Disable the internal resources by
			3FFF*		<u> </u>	ļ	 	the operand byte (2nd byte); *3
	RST		3DAD	:	.	1.	2/2	System initialization
Input/	IN	- 1	13	:	•	1.	1/1	AC+(R)Y; Y=0 to 3 (Port #)
Output	1			١.	1	i	1.,.	AC+(REG)Y; Y=9 to 15
1	INK		12	:	↓:	<u>↓</u> :	1/1	AC+(K) (R)Y+(AC); Y=0 to 3 (Port #)
ĺ	OUT	1	03	١.	1.	'	1/1	(REG)Y+(R);Y=9 to 15
1	l				1			If CF=0 03-00+(AC)
	OUTO		01	١.	1.	1.	1/1	If CF=0 03-00+(AC) If CF=1 07-04+(AC)
				1			1	• •
	OUTP		02	<u> </u>	 	 -	1/1	P+(AC) (R)d+0; d=0 to 3 (Bit # of Port #0)
,	RSTD	d	44-47	۱ :	'		1/1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1	RSTR		22]	:	1:	1/1	(R)d+1; d=0 to 3 (Bit # of Port #0)
I	SETD	a	40-43	Ϊ.	1:		1/1 1/1	(R)Y+1; Y=0 to 15 (Bit #)
	SETR	3	20	 	+	1Z		
	TSTD	đ	48-4B	Ϊ.	1:	1Z		(R)Y-1; Y=0 to 15 (Bit #)
	TSTR	_ 4 4	24	 •	╁÷	•4	2/2	
Branch	CATT	add	r 6000		1.	`	1 -/-	addr=0 to 4095.
}	1		6FFF*	1				ST=0, Not Subroutine Call.
1	1		ł	1				DI-A HOD DEPTOROTHE ATTY

Table 6: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic	Code	Fla	g/St	atus	Byte/	0
	+Operand	(Hex.)	ZF	CF	ST	Cycle	Operation
Branch	JMP addr	CO-FF*	•	•	•	1/1	If ST=1, Branch to addr; addr=0 to 63 ST=0, No Branch.
	JPXY addr	3D00- 3D1F*	•	•	•	2/2	Branch always to addr on page #n;
	JPL addr	7000- 7FFF*	•	•	٠	2/2	If ST=1, Branch to addr; addr=0 to 4095. ST=0, No Branch.
	RTI	3C	٠	•	•	1/1	Return From Interrupt Routine
	RTS	2C	•	•	·	1/1	Return From Subroutine
Flag	RSTC	23	•	+	•	1/1	CF+0
Manipula-	SETC	21	•	1		1/1	CF+1
tion	TSTC	28	•	·	1CF	1/1	(CF)-1
	TSTI	25	•	•	1IF	1/1	(IF)-1, (If TRQ=L, IF=1)
	TSTS	27	•	٠	1SF	1/1	(SF)-1, SF+0
	TSTV	26	•	•	↓VF	1/1	(VF)-1, VF+0
	TSTZ	29	•		12F	1/1	(ZF)-1
Other	NOP	00	·	•	•	1/1	No Operation

Notes:

- *1: ZF is set or reset depending on contents of AC after instruction execution.
- *2: ZF is set or reset depending on contents of Y after instruction execution.
- *3: Each bit of the operand (the second byte) functions as follows:





Symbols and Abreviations

```
Meaning
Symbols
                  Is transferred to
                   Is exchanged with
  *
                  Arithmetic plus
                  Arithmetic minus
                  Logical exclusive or
  n
                  Logical OR
  U
                  Logical AND
                  Negation
      (Overline)
                   Contents of parenthesis
Set to "1" always
 ( )
                   Set to "0" always
  †
‡
                   Affected (set or reset) by operation results
                   Set to "0" due to carry (not carry flag)
  ‡C
                   Set to "0" due to carry flag
  ↓CF
                   Set to "0" due to interrupt flag
  ↓IF
                   Set to "0" due to serial buffer full/empty flag
  ↓SF
                   Set to "0" due to timer/counter overflow flag
  ↓VF
                   Set to "0" due to zero (not zero flag)
  ψZ
                   Set to "0" due to zero flag
  ↓ZF
                   Not affected
                   Meaning
Abbreviation
                   Accumulator
  AC
                   Jump address
  addr
                   Bit pointer (that is part of the instruction code)
  bp
                   Carry
  C
                   Carry flag
  CF
                   Direct line number (that is part of the instruction code)
  d
                   Interrupt flag
  IF
                   Immediate data
   imm
                   Interrupt request
  IRO
                   K-Port (K3 to K0)
  K
                   Least significant bit
  LSB
                   Data memory (RAM) location indirectly addressed by data pointer
  M(X,Y)
                    (X- and Y-registers)
                   Data memory (RAM) location directly addressed by "D" bits in the
  M(0,D)
                   instruction code, in page #0 (X=0)
                   Most significant bit
   MSB
                   O-Port (07-00)
   0
                   R-Port (#0: R3-R0, #1: R7-R4, #2: R11-R8, #3: R14-R12)
   R
                   ① R-Port #n specified by Y-register (Y=0 to 3)
   (R)Y; Y=n
                   R-Port bit n specified by Y-register (Y=0 to 14)
                   R-Port bit n specified by "d" bits in the instruction code
   (R)d; d=n
                    Serial buffer register
   SB
                    Serial buffer full/empty flag
   SF
                    Status flag
   ST
                    Timer/counter high byte
   TH
                    Timer/counter low byte
   TL
                    Timer/counter overflow flag
   VF
                    X-register (that indicates page # in data memory RAM)
   X
                    The n-th bit X-register
   Χn
                    Y-register
   Y
                    Zero
   Z
                    Zero flag
   ZF
```

3-24

MB88P505H FUJITSU

Table 7: INSTRUCTION CODES SUMMARY

H	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	NOP	OUTO	OUTP	our	TAY	ТАТН	TATL	TAS	ICY	ICM	STIC	x	ROL	L	ADC	AND
1	DAA	DAS	INK	IN	TYA	TTHA	TILA	TSA	DCY	DCH	STDC	ХX	ROR	ST	SBC	OR
2	SETR	SETC	RSTR	RSTC	TSTR	TST1	TSTV	TSTS	TSTC	TSTZ	STS	LS	RTS	NEG	C	EOR
3		SBIT RBIT bp bp									BIT bp		RTI	* EXT	EN imm	DIS imm
4		SETD RSTD d									STD d			T b	BA P	
5		XD XYD D						;					XI .mm			
6									CALL addr							
7					diin idalaran isaa				PL ddr							
8									YI mn			·				
9	(CLA)							L i	I ma							
A							. ,		YI mm					<u>.</u>		
В								C	I ma							
С																
D									MP							
E								•	ddr							
F																

Note:		: 1-byte/1-cycle	instruction	: 2-bytes/2-cycles instruction
	* See	the next page	3-25	



Table 7: INSTRUCTION CODES SUMMARY (Continued) Extended instruction

3DI 3DR	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0								JP	XY dr							
1					· ····	100										
2								LF	XXA							
3										· · ·		·				:
4								NO:	r usei)						
5					-		_	<u></u>								
6								NO	r usei	D						
7		<u> </u>	-ı						·=·-							· · ·
8		(ICA)		_,				AI imm							(DCA)
9				<u>.</u>	.,				XID imm				-1	T-	T	
A		S b	BA P				RBA bp			NO	T USE	D	ICX	RST	NOT	USED
В			. <u>.</u>					NO	T USE	D						
С								NC	T USE	D						
D																
E								NO	T USE	:D						
F								·								



PRODUCT LINE-UP AND DEVELOPMENT TOOLS

The MB88P505H consists of the standard version (MB88P505H-101-P and MB88P505H-102-P) and customized devices (MB88P505H-5XX).

Table 8: MB88P505H PRODUCT LINE-UP & DEVELOPMENT TOOLS

	MB88P505H-101-P	MB88P505H-102-P	MB88P505H-5XX-P				
ROM Size							
	(On-ch	4K x 8 bits ip One Time Program	bl- BOW)				
RAM Size	(on ch	256 x 4 bits	dable kon)				
(Directly address-		(0-7)					
ed locations)		(0-7)					
I/O Port:		Total 36 lines					
-Input only port		4					
-Output only port		12					
-I/O port		15					
-Control port	5	(Including serial]	(/0)				
Output Port Type	Standard pull-up	Standard open-drain	· Standard pull-up				
	•		· Standard open-drain				
Stack Depth		8 levels					
(Nesting level)							
Timer/Counter:		Yes					
-Buffer size		8 bits					
-Clock source		Internal/External					
Serial I/O:		Yes					
-Buffer size		4/8 bits					
-Clock source		Internal/External					
-Output latch		Yes					
Clock Generator:	_	es	Yes				
-Oscillator type		/External	· Crsytal/Exteranl				
	(Fi	xed)	· RC-Network/External				
		(Option)					
-Clock Frequency	.	_	0.5 MHz - 4 MHz				
(With prescaler)		z-8 MHz)	(1 MHz - 8 MHz)				
Clock Prescaler	_	es	Yes/No				
(Divid-by-two)		Fixed)	(Option)				
Interrupt Function -Nesting level		Yes					
-Interrupt sources		Single level					
Standby Function:	· Vos	4 sources (Fixed)	V () - (O)				
-Initiation method	· Soft		· Yes/No (Option)				
-Oscillator state	· Idle		Software				
during standby		re selectable)	· Idle/Stop				
-Output state	• Hish-Z	· Hold	(Software selectable) · Hold/High-Z				
during standby		(Option)					
-Standby off reset	· No (· Yes/No (Option)					
function	(.	Testino (obcion)					
Output Port(P-Port) Hig	High/Low (Option)					
Level During Reset		- \- /					
Watch Dog Timer		(Fixed)	Yes/No (Option)				
Function	-1.0	\/	1 2007 (OPCION)				



Table 8: MB88500H SERIES PRODUCT LINE-UP & DEVELOPMENT TOOLS

	MB88P505H-101-P	MB88P505H-102-P	MB88P505H-XXX-P
Number of		76	
Instructions	1		
Instruction		1/1, 2/2, or 2/3	
Length/Cycle			
Min. Instruction		1.5 µs at 8 MHz	
Execution Time		(With prescaler)	
Power Supply:		Single +5V	
-Active		 4.5V to 5.5V 	
-Standby		· 3.5V to 6.0V	
Operating Temp.		-30°C to +70°C	
Range:			
Process		CMOS	
Package	DI	P-42P	DIP-42P
_			SH-DIP-42P
	l		FPT-48P
Development Tools	:		
-Hardware	MB2115-01 : CR	Tunit (Common)	1 (0
	MB2115-02 : Mo	nitor board with key	board (Common)
	MB2115-31A : DU		
	MB2115-100 : OT	PROM writer	
	MB2115-102 : So	cket adapter for MB8	8P5U5H
-Software	SM05215-A010: In	tellec series III MD	S cross-assembler
	SM07415-A012: CP	/M-86 cross-assemble	r
		-DOS cross-assemble	r
		/M-86 host emulator	
	SMXXXXXX-XXXXX: PC	-DOS host emulator	

ELECTRICAL CHARACTERISTICS

• ABSOLUTE MAXIMUM RATINGS †

D	C		Rating		77-74	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply Voltage	v _{cc}	V _{SS} -0.3		V _{SS} +7.0	V	
	V _{SS}		0		V	
Input Voltage	v _{IN}	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed VCC+0.3V.
Output Voltage	V _{OUT}	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed V _{CC} +0.3V.
Power Dissipation	PD			600	m₩	
Operating Ambient Temperature	TA	-30		+70	°C	
Storage Temperature	TSTG	-55		+150	°C	Differed from produced device.

[†] Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• RECOMMENDED OPERATING CONDITIONS

D	Comb a 1		Value	-	77-44	D1-
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	Active operation range
		3.5		6.0	V	Standby operation range
	V _{SS}		0		V	
Input High Voltage	VIH	0.75·V _{CC}		V _{CC} +0.3	V	K-Port, SI
Ü	VIHS	0.8·V _{CC}		V _{CC} +0.3	V	EX, START, SC/TO, IRQ, TC, RESET
Input Low Voltage	VIL	V _{SS} -0.3		0.25·V _{CC}	V	K-Port, SI
	VILS	V _{SS} -0.3		0.2·V _{CC}	V	EX, START, SC/TO, IRQ, TC, RESET
Operating Ambient Temperature	TA	-30		+70	°C	Differed from produced devices.



• DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

	C	Pin/Port	Condition		alue		Uni
Parameter				Min.	Typ.	Max.	ОПІ
Output High Voltage	v _{OH}	O-, P-, R-Ports (Standard pull- up), SC/TO, SO	V _{CC} =4.5V I _{OH} =-200μA	2.4			V
			V _{CC} =4.5V I _{OH} =-10μA	4.0			V
Output Low Voltage	V _{OL}	O-, P-, R-Ports (All output options),	V _{CC} =4.5V I _{OL} =1.8mA			0.4	v
		SC/TO, SO, RESET	V _{CC} =4.5V I _{OL} =3.6mA			0.6	V
	IIH	START, EX	V _{CC} =5.5V V _{IH} =5.5V			60	mA
Input Leakage Current	IIL	R-Port(Standard pull-up), SC/TO	V _{CC} =5.5V V _{IL} =0.4V			-1.8	n.A
		EX, K-Port, SI, RESET, IRQ, TC	V _{CC} =5.5V V _{IL} =0.4V			-60	μА
Open-Drain Output Leakage Current	ILEAK	O-, P-, R-Ports (Standard open-drain)	V _{CC} =5.5V V _{OH} =5.5V Output in high-Z		0.1	10	μA
Total I/O Leakage Current (High-Z)	ΣΙΙΖ	All pins except	V _{CC} =5.5V(Standby) V _{IN} =0V to 6.0V, High-Z state	•		±10	μĀ
Supply Current	I _{CC}	V _{CC}	V _{CC} =5.0V(Typ.), 5.5V(Max.) fc=1MHz(Active), All outputs open		2	6	mA
	ICCH	(With standby function)	V _{CC} =6.0V fc=0(Standby), All outputs open			10	μА
Input Capacitance	CIN	All pins except V _{CC} and V _{SS}	fc=1Miz		10	20	pF

• AC CHARACTERISTICS

CLOCK TIMING

(Recommended operating conditions unless otherwise noted.)

Symbol	Pin	Condition			Unit	Remarks
f _c	EX,	Crystal/ceramic or RC-network	0.5	4		Without prescale:
	 -	OSC or external clock drive: Figs. 4 and 5	1	8	MHz	With prescaler
t _{cyc}	EX, X	Figs. 4 and 5	0.25	2	μs	
P _{WCH} , P _{WCL}	EX	External clock drive(with X	100		ns	Without prescaler
		open): Figs. 4 and 5	50			With prescaler
t _{cr} ,	EX	External clock drive(with X open):	5	200	ns	
	tcyc PwcH, PwcL	tcyc EX, X PWCH, EX tcr,	f _C EX, Crystal/ceramic or RC-network OSC or external clock drive: Figs. 4 and 5 tcyc EX, Figs. 4 and 5 Y PWCH, PWCL EX drive(with X open): Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5	fc EX, Crystal/ceramic or RC-network OSC or external clock drive: Figs. 4 and 5 tcyc EX, Figs. 4 and 5 tcyc EX, Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 External clock drive(with X open):	fc EX, Crystal/ceramic or RC-network OSC or external clock drive: Figs. 4 and 5 tcyc EX, Figs. 4 and 5 Tcyc EX, Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 tcr, tcf EX drive(with X open): Copen): Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 External clock drive(with X open):	fc EX, Crystal/ceramic or RC-network OSC or external clock drive: Figs. 4 and 5 tcyc EX, Figs. 4 and 5 tcyc EX, Figs. 4 and 5 External clock drive(with X open): Figs. 4 and 5 tcr, tcf EX drive(with X open):






Fig. 5: CLOCK CIRCUIT CONFIGURATIONS


(1) Crystal/Ceramic Oscillator



(2) RC-Network Oscillator*




(3) External Clock Drive



- * When the RC-network oscillator is used, the following conditions must be met: 1) The prescaler is not used.

 - 2) V_{CC}=5V±10%
 3) T_A=-30°C to +70°C
 4) f_C does not exceed 4 MHz (Max. clock frequency is about 3.2 MHz at V_{CC}=5V and T_A=25°C.)

Fig. 6: RC-NETWORK OSCILLATOR CHARACTERISTICS (EXAMPLE)



Note:


When the RC-network oscillator is used, the following conditions must be met:

1) The prescaler is not used. 2) $V_{CC} = 5 \text{ V} \pm 10 \text{ %}$

3) $T_A = -30$ °C to +70 °C

4) fc does not exceed 3.2 MHz.

Fig. 7: CRYSTAL OSCILLATOR CHARACTERISTICS (EXAMPLE)



Notes:

- 1) The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a typical crystal resonator is used. This chart gives an target value of the external capacitor to realize the desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusted to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.

MB88P505H FUJITSU


OUTPUT TIMING


(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condi-	Va	lue	
l	Бушоот		tions	Min.	Max.	Unit
O-,P-,R-Ports Delay Time	^t PDH	O-Port, P-Port,	Fig. 8		1000	
	tPDL	R-Port			350	ns
Serial Port Delay Time	tSDH	so	Fig. 8		1000	
_	tSDL				350	ns

Notes:

- 1. A $10k\Omega$ pull-up is required when open-drain output is used.
- 2. All the output loading values are 50pF + 1TTL. See figure below.









INPUT TIMING (Recommended operating conditions unless otherwise noted.)

5	C-1-1	Pin/Port	Conditions	Value		Unit
Parameter	Symbol	Pin/Port	Conditions	Min.	Max.	Onit
Input Data Setup Time	t _{DS}	K-Port, R-Port	Fig. 9	t _{cyc} +1000		ns
Input Data Hold Time	tDH				t _{cyc} -50	
SI Input Setup Time	tSDS	SI	Fig. 9	600		ns
SI Input Hold Time	tSDH			600		
Device Control Setup Time	^t CS	RESET	Fig. 9		2t _{cyc} -200	ns
(Synchronous mode)		ĪRQ			2t _{cyc} -200	
Device Control Hold Time	^t CH	RESET	Fig. 9	8t _{cyc} +50		ns
(Synchronous mode)		ĪRQ		2t _{cyc} +50		ļ
Timing Input Setup Time (synchronous mode)	^t TS	TC	Fig. 9		2t _{cyc} -200	ns
Timing Input Hold Time (Synchronous mode)	t _{TH}	TC	Fig. 9	2t _{cyc} +50		ns
Control Signal Low Level Time	PWCNL	SC/TO	Fig. 9	6t _{cyc} +250		
(Asynchronous mode)		IRQ, TC	1	6t _{cyc} +250		ns
		RESET		12t _{cyc} +250		
Control Signal High Level Time	PWCNH	SC/TO	Fig. 9	12t _{cyc} +250		
(Asynchronous mode)		RESET, TO	,	6t _{cyc} +250		ns
		START]	500		1
Control Signal Rise and Fall Time	t _{CNr} ,	START, SC/TO, IRQ RESET, TC		Should be	less than 2	00ns



POWER-ON RESET


Parameter	Symbol	Condi-	Value		Unit	Remarks	
		tions	Min.	Max.	VIII	Remarks	
Power Supply Rise Time	tr	Fig. 10	0.05	50		Required for operation of the power-on reset circuit	
Power Supply Shut-off Time	toff	Fig. 10	1		ms	Required for accurate circuit operation repeatability	






PACKAGE DIMENSIONS

• MB88P505H-P: 42-PIN PLASTIC STANDARD DIP (Standard version)




MB88505H-PSH: 42-PIN PLASTIC SHRINK DIP



PACKAGE DIMENSIONS (Continues)

• MB88P505H-PF: 48-PIN PLASTIC FLAT PACKAGE



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.