## DESCRIPTION

The MC1508/MC1408 series of 8-bit monolithic digital-to-analog converters provide high-speed performance with low cost. They are designed for use where the output current is a linear product of an 8 -bit digital word and an analog reference voltage

## FEATURES

- Fast settling time - 70ns (typ)
- Relative accuracy $\pm 0.19 \%$ (max error)
- Non-inverting digital inputs are TTL and CMOS compatible
- High-speed multiplying rate $4.0 \mathrm{~mA} / \mu \mathrm{s}$ (input slew)
- Output voltage swing +0.5 V to -5.0 V
- Standard supply voltages +5.0 V and -5.0 V to -15 V
- Military qualifications pending


## APPLICATIONS

- Tracking A-to-D converters
- 2 1/2-digit panel meters and DVMs
- Waveform synthesis
- Sample-and-Hold
- Peak detector
- Programmable gain and attenuation
- CRT character generation
- Audio digitizing and decoding
- Programmable power supplies
- Analog-digital multiplication
- Digital-digital multiplication
- Analog-digital division
- Digital addition and subtraction
- Speech compression and expansion
- Stepping motor drive modems
- Servo motor and pen drivers


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE | DWG \# |
| :--- | :---: | :---: | :---: |
| 16-Pin Ceramic Dual In-Line Package (CERDIP) | -55 to $+125^{\circ} \mathrm{C}$ | MC1508-8F | 0582 B |
| 16-Pin Ceramic Dual In-Line Package (CERDIP) | 0 to $+70^{\circ} \mathrm{C}$ | MC1408-8F | 0582 B |
| 16-Pin Plastic Dual In-Line Package (DIP) | 0 to $+70^{\circ} \mathrm{C}$ | $\mathrm{MC} 1408-8 \mathrm{~N}$ | 0406 C |
| 16-Pin Small Outline (SO) Package | 0 to $+70^{\circ} \mathrm{C}$ | $\mathrm{MC} 1408-8 \mathrm{D}$ | 0005 D |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Positive power supply voltage | +5.5 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative power supply voltage | -16.5 | V |
| $\mathrm{V}_{5}-\mathrm{V}_{12}$ | Digital input voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Applied output voltage | -5.2 to +18 | V |
| $\mathrm{I}_{14}$ | Reference current | 5.0 | mA |
| $\mathrm{V}_{14}, \mathrm{~V}_{15}$ | Reference amplifier inputs | $\mathrm{V}_{\mathrm{EE}}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}(\text { still-air })^{1}$ <br> F package <br> N package <br> D package | $\begin{aligned} & 1190 \\ & 1450 \\ & 1080 \\ & \hline \end{aligned}$ | mW <br> mW <br> mW |
| TSOLD | Lead soldering temperature (10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range MC1508 <br> MC1408 | $\begin{gathered} 300 \\ -55 \text { to }+125 \\ 0 \text { to }+75 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Derate above $25^{\circ} \mathrm{C}$, at the following rates: F package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$; N package at $11.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$; D package at $8.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

## DC ELECTRICAL CHARACTERISTICS

Pin 3 must be 3 V more negative than the potential to which $R_{15}$ is returned. $\mathrm{V}_{C C}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{E E}=-15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{REF}} / \mathrm{R}_{14}=2.0 \mathrm{~mA}$ unless otherwise specified. MC 1508 : $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. MC 1408 : $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | MC1508-8 |  |  | MC1408-8 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{E}_{\mathrm{r}}$ | Relative accuracy | Error relative to full-scale $I_{\text {O }}$, Figure 3 |  |  | $\pm 0.19$ |  |  | $\pm 0.19$ | \% |
| ts | Settling time ${ }^{1}$ | To within $1 / 2$ LSB, includes $\mathrm{tpLH}_{\mathrm{LH}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Figure 4 |  | 70 |  |  | 70 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay time Low-to-High High-to-Low | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Figure 4 |  | 35 | 100 |  | 35 | 100 | ns |
| $\mathrm{TCl}_{0}$ | Output full-scale current drift |  |  | -20 |  |  | -20 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ | Digital input logic level (MSB) <br> High <br> Low | Figure 5 | 2.0 |  | 0.8 | 2.0 |  | 0.8 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\begin{aligned} & I_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | Digital input current (MSB) High <br> Low | $\begin{gathered} \text { Figure } 5 \\ \mathrm{~V}_{\mathrm{IH}}=5.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 0 \\ -0.4 \end{gathered}$ | $\begin{array}{r} 0.04 \\ -0.8 \end{array}$ |  | $\begin{gathered} 0 \\ -0.4 \end{gathered}$ | $\begin{array}{r} 0.04 \\ -0.8 \end{array}$ | mA |
| $\mathrm{I}_{15}$ | Reference input bias current | Pin 15, Figure 5 |  | -1.0 | -5.0 |  | -1.0 | -5.0 | $\mu \mathrm{A}$ |
| IOR | Output current range | Figure 5 $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ $\mathrm{V}_{\mathrm{EE}}=-7.0 \mathrm{~V}$ to -15 V | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 2.1 \\ 4.2 \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 2.1 \\ 4.2 \\ \hline \end{array}$ | mA |
| Io <br> $\mathrm{I}_{\mathrm{O}(\text { min })}$ | Output current Off-state | Figure 5 $\begin{gathered} \mathrm{V}_{\mathrm{REF}}=2.000 \mathrm{~V}, \\ \mathrm{R} 14=1000 \Omega \\ \text { All bits low } \end{gathered}$ | 1.9 | $\begin{gathered} 1.99 \\ 0 \end{gathered}$ | $\begin{aligned} & 2.1 \\ & 4.0 \end{aligned}$ | 1.9 | $\begin{gathered} 1.99 \\ 0 \end{gathered}$ | $\begin{aligned} & 2.1 \\ & 4.0 \end{aligned}$ | mA <br> $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage compliance | $\begin{gathered} \mathrm{E}_{\mathrm{r}} \leq 0.19 \% \text { at } \\ \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \text { Figure } 5 \\ \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{EE}} \text { below }-10 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} -0.6 \\ +10 \\ -5.5, \\ +10 \end{gathered}$ | $\begin{gathered} -0.55 \\ +0.5 \\ -5.0, \\ +0.5 \end{gathered}$ |  | $\begin{gathered} -0.6 \\ +10 \\ -5.5, \\ +10 \end{gathered}$ | $\begin{gathered} -0.55 \\ +0.5 \\ -5.0, \\ +0.5 \end{gathered}$ | $\mathrm{V}_{\mathrm{DC}}$ |
| SRIREF | Reference current slew rate | Figure 6 |  | 8.0 |  |  | 8.0 |  | $\mathrm{mA} / \mathrm{\mu s}$ |
| PSRR(-) | Output current power supply sensitivity | $\mathrm{I}_{\text {REF }}=1 \mathrm{~mA}$ |  | 0.5 | 2.7 |  | 0.5 | 2.7 | $\mu \mathrm{A} / \mathrm{V}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{EE}} \end{aligned}$ | Power supply current Positive Negative | All bits low, Figure 5 |  | $\begin{array}{r} +2.5 \\ -6.5 \\ \hline \end{array}$ | $\begin{aligned} & +22 \\ & -13 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} +2.5 \\ -6.5 \\ \hline \end{array}$ | $\begin{aligned} & +22 \\ & -13 \\ & \hline \end{aligned}$ | mA |
| $V_{\text {CCR }}$ <br> $V_{\text {EER }}$ | Power supply voltage range Positive Negative | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Figure 5 | $\begin{aligned} & +4.5 \\ & -4.5 \end{aligned}$ | $\begin{aligned} & +5.0 \\ & -15 \end{aligned}$ | $\begin{gathered} +5.5 \\ -16.5 \end{gathered}$ | $\begin{aligned} & +4.5 \\ & -4.5 \end{aligned}$ | $\begin{aligned} & +5.0 \\ & -15 \end{aligned}$ | $\begin{gathered} +5.5 \\ -16.5 \end{gathered}$ | $\mathrm{V}_{\mathrm{DC}}$ |
| PD | Power dissipation | All bits low, Figure 5 $V_{E E}=-5.0 V_{D C}$ <br> $\mathrm{V}_{\mathrm{EE}}=-15.0 \mathrm{~V}_{\mathrm{DC}}$ |  | $\begin{gathered} 34 \\ 110 \end{gathered}$ | $\begin{aligned} & 170 \\ & 305 \end{aligned}$ |  | $\begin{gathered} 34 \\ 110 \end{gathered}$ | $\begin{aligned} & 170 \\ & 305 \end{aligned}$ | mW |

NOTES:

1. All bits switched.

## TYPICAL PERFORMANCE CHARACTERISTICS



## FUNCTIONAL DESCRIPTION

## Reference Amplifier Drive and Compensation

The reference amplifier input current must always flow into Pin 14. regardless of the setup method or reference supply voltage polarity.
Connections for a positive reference voltage are shown in Figure 1. The reference voltage source supplies the full reference current. For bipolar reference signals, as in the multiplying mode, $\mathrm{R}_{15}$ can be tied to a negative voltage corresponding to the minimum input level. $\mathrm{R}_{15}$ may be eliminated and Pin 15 grounded, with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increasing values of $R_{14}$ to maintain proper phase margin. For $R_{14}$ values of $1.0,2.5$, and $5.0 \mathrm{k} \Omega$, minimum capacitor values are 15,37 , and 75 pF . The capacitor may be tied to either $\mathrm{V}_{\mathrm{EE}}$ or ground, but using $\mathrm{V}_{\mathrm{EE}}$ increases negative supply rejection. (Fluctuations in the negative supply have more effect on accuracy than do any changes in the positive supply.)

A negative reference voltage may be used if $R_{14}$ is grounded and the reference voltage is applied to $R_{15}$, as shown in Figure 2. A high input impedance is the main advantage of this method. The negative reference voltage must be at least 3.0 V above the $\mathrm{V}_{\mathrm{EE}}$ supply. Bipolar input signals may be handled by connecting $\mathrm{R}_{14}$ to a positive reference voltage equal to the peak positive input level at Pin 15.

Capacitive bypass to ground is recommended when a DC reference voltage is used. The 5.0 V logic supply is not recommended as a reference voltage, but if a well regulated 5.0 V supply which drives logic is to be used as the reference, $\mathrm{R}_{14}$ should be formed of two series resistors and the junction of the two resistors bypassed with $0.1 \mu \mathrm{~F}$ to ground. For reference voltages greater than 5.0 V , a clamp diode is recommended between Pin 14 and ground.
If Pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

## Output Voltage Range

The voltage at Pin 4 must always be at least 4.5 V more positive than the voltage of the negative supply (Pin 3) when the reference current is 2 mA or less, and at least 8 V more positive than the negative supply when the reference current is between 2 mA and 4 mA . This is necessary to avoid saturation of the output transistors, which would cause serious degradation of accuracy.
Philips Semiconductors MC1508/MC1408 does not need a range control because the design extends the compliance range down to
4.5 V (or 8 V - see above) above the negative supply voltage without significant degradation of accuracy. Philips Semiconductors MC1508/MC1408 can be used in sockets designed for other manufacturers' MC1508/MC1408 without circuit modification.

## Output Current Range

Any time the full-scale current exceeds 2 mA , the negative supply must be at least 8 V more negative than the output voltage. This is due to the increased internal voltage drops between the negative supply and the outputs with higher reference currents.

## Accuracy

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy, full-scale accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current after zero-scale current has been nulled out. The relative accuracy of the MC1508/MC1408 is essentially constant over the operating temperature range because of the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current; however, the MC1508/MC1408 has a very low full-scale current drift over the operating temperature range.
The MC1508/MC1408 series is guaranteed accurate to within $\pm 1 / 2 \mathrm{LSB}$ at $+25^{\circ} \mathrm{C}$ at a full-scale output current of 1.99 mA . The relative accuracy test circuit is shown in Figure 3. The 12-bit converter is calibrated to a full-scale output current of 1.99219 mA ; then the MC1508/MC1408's full-scale current is trimmed to the same value with $R_{14}$ so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on the oscilloscope, detected by comparators, or stored in a peak detector.
Two 8-bit D-to-A converters may not be used to construct a 16 -bit accurate D-to-A converter. 16-bit accuracy implies a total of $\pm 1 / 2$ part in 65,536 , or $\pm 0.00076 \%$, which is much more accurate than the $\pm 0.19 \%$ specification of the MC1508/MC1408.

## Monotonicity

A monotonic converter is one which always provides an analog output greater than or equal to the preceding value for a corresponding increment in the digital input code. The MC1508/MC1408 is monotonic for all values of reference current above 0.5 mA . The recommended range for operation is a DC reference current between 0.5 mA and 4.0 mA .

## Settling Time

The worst case switching condition occurs when all bits are switched on, which corresponds to a low-to-high transition for all input bits. This time is typically 70 ns for settling to within $1 / 2 \mathrm{LSB}$ for 8 -bit accuracy. This time applies when $R_{L}<500 \Omega$ and $C_{O}<25 p F$. The slowest single switch is the least significant bit, which typically turns on and settles in 65 ns . In applications where the D-to-A converter functions in a positive going ramp mode, the worst-case condition does not occur and settling times less than 70ns may be realized.

Extra care must be taken in board layout since this usually is the dominant factor in satisfactory test results when measuring settling time. Short leads, $100 \mu \mathrm{~F}$ supply bypassing for low frequencies, minimum scope lead length, good ground planes, and avoidance of ground loops are all mandatory.



Figure 3. Relative Accuracy


Figure 4. Transient Response and Settling Time


Figure 5. Notation Definitions


Figure 6. Reference Current Slew Rate Measurement

