

SANYO

No.1039C

LC7815

2-Pole 4-Position Analog Function Switch

The LC7815 is a 2-pole 4-position analog function switch with 2 built-in C-MOS analog switches (LC4066 type). A soft touch of a button enables switchover of the input signal source of an audio amplifier.


Use

Function switchover of amplifier, receiver, etc. (2 poles 4 positions)

Features


1. Good distortion characteristic because of built-in analog switches of LC4066 type. Distortion 0.01 % max./
 $V_{in} = 1\text{Vrms}$, $V_{DD} = 15$ to 18V
2. Capable of outputting audio muting control signal to minimize noise to be generated at the time of switchover
3. Built-in controller for tape monitor switchover (using LC4066B together)
4. Built-in driver for LED which displays function mode, tape monitor mode
5. Since control input can be operated from + supply alone when using dual supplies, interface with other circuits can be achieved easily.
6. Since audio muting control signal can be triggered independently from external pin (MUTE_{in}), audio muting at the time of return from backup can be achieved easily.
7. Control input pin (RESET) to be used for turning OFF all analog switches
8. Backup can be performed easily because of C-MOS structure. (Backup voltage: 3 V min.)
9. Operating voltage: 4.5 to 18.0 V/single supply, ± 4.5 to ± 9.0 V/dual supplies
10. Package: DIP-28 (Shrink type)

Pin Assignment



The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

Case Outline 3029A-D28SIC
(unit: mm)




SANYO: DIP28S

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Overseas Marketing Div.
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

7128YT/8064KI/4204KI,TS No.1039-1/8

Equivalent Circuit Block Diagram




Pin Description


Pin Name	Pin No.	Type of Input/Output	Pin Functions																									
V_{DD} V_{SS} V_{EE}	28 9 20		<ul style="list-style-type: none"> Power supply pins Single supply (+): $V_{SS}=V_{EE}=GND$ Dual supplies (+-): $V_{SS}=GND, V_{EE}=(-)V$ 																									
$A_{in}, B_{in}, C_{in}, D_{in}$	2, 3, 4, 5		<ul style="list-style-type: none"> Specified input pins for turning ON individual analog switches Priority order of simultaneous push ($A_{in} > B_{in} > C_{in} > D_{in}$) Prevention of malfunction attributable to pulse noise (Pulse width is discriminated by muting delay time.) 																									
$A_{out}, B_{out}, C_{out}, D_{out}$	27, 26, 25, 24		<ul style="list-style-type: none"> Output of driver for LED which displays ON state corresponding to individual analog switches N channel open drain (Source is connected to VEE) 																									
A_1, B_1, C_1, D_1 A_2, B_2, C_2, D_2	10, 11, 12, 13 19, 18, 17, 16		<ul style="list-style-type: none"> A to D: Audio signal input pins COM: Audio signal output pins Signal inputs (A to D) conduct according to signal inputs (A_{in} to D_{in}) as follows: <table border="1"> <thead> <tr> <th>COM output</th> <th>A_n</th> <th>B_n</th> <th>C_n</th> <th>D_n</th> </tr> </thead> <tbody> <tr> <td>Specified</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Input</td> <td>*</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td>*</td> <td>*</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td>*</td> <td>*</td> <td>*</td> <td>1</td> </tr> </tbody> </table> <p>*: Don't care.</p>	COM output	A_n	B_n	C_n	D_n	Specified	1	0	0	0	Input	*	1	0	0		*	*	1	0		*	*	*	1
COM output	A_n	B_n	C_n	D_n																								
Specified	1	0	0	0																								
Input	*	1	0	0																								
	*	*	1	0																								
	*	*	*	1																								
TM_{in}	6		<ul style="list-style-type: none"> Input pin for specifying tape monitor mode ON/OFF Rise of input signal is detected; monitor mode ON/OFF are inverted to monitor mode OFF/ON respectively. 																									
$TMCTL$	22		<ul style="list-style-type: none"> Output pin for controlling external analog switch (LC4066B) for tape monitor Source of N channel transistor of complementary buffer output is connected to VEE. 																									
TM_{out}	23		<ul style="list-style-type: none"> Output pin for driver for LED which displays tape monitor state as well as external analog switch (LC4066B) for tape monitor TM_{out} is opposite in polarity to TMCTL. 																									
$MUTE_{in}$	8		<ul style="list-style-type: none"> Input pin for forcing audio muting control signal (MUTE) to be triggered externally If fixed at 'L' level, MUTE output becomes 'H' level. 																									
$MUTE$	21		<ul style="list-style-type: none"> Output pin for audio muting control signal Signal with pulse width to be determined by external constant at CR pin is output at the time of function switchover or $MUTE_{in}$ input. 																									
CR	4		<ul style="list-style-type: none"> CR time constant pin for determining time interval of audio muting control signal Time lag (muting delay) between muting signal rise and analog switch switchover depends on C·Rg time constant at the time of transistor ON. 																									
$RESET$	7		<ul style="list-style-type: none"> Input pin for turning OFF all analog switches and resetting tape monitor flip-flop ('L' level active) 																									

■ Sample Application Circuits


1. Dual-supply operation/without tape monitor function



2. Dual-supply operation/with tape monitor function




3. Single-supply operation




4. Backup


(1) Dual-supply operation



(2) Single-supply operation



5. Muting



Absolute Maximum Ratings/Ta=25 ±2°C

Maximum Supply Voltage	V _{DD} max	V _{SS} -0.3~V _{EE} +20	unit
	V _{EE} max	V _{DD} -20~V _{SS} +0.3	V
Output Current	I _{OUT}	30	mA
	A _{out} , B _{out} , C _{out} D _{out} , T _{Mout}		
	A _{out} , B _{out} , C _{out} D _{out} , T _{Mout}	V _{EE} -0.3~V _{DD} +0.3	V
Output Voltage	V _{OUT}		
Voltage Difference at Analog Switch ON	ΔV _{on}	0.5	V
Allowable Power Dissipation	P _{dmax}	350	mW
Operating Temperature	T _{opp}	-40~+85	°C
Storage Temperature	T _{tstg}	-40~+125	°C

Allowable Operating Conditions/Ta= -40~+85°C

Characteristic	Symbol	Pin No.	Conditions	min	typ	max	unit
Supply Voltage	V _{DD1}	V _{DD} (28)	V _{EE} ≤V _{SS}	V _{SS} +4.5	V _{EE} +18	V	
	V _{EE}	V _{EE} (20)	V _{DD} ≥V _{SS} +4.5	V _{DD} -18	V _{SS}	V	
'H' Level Input Voltage	V _{IH1}	V _{DD} (28)	Backup, V _{EE} ≤V _{SS}	V _{SS} +3	V _{SS} +18	V	
		A _{in} (2)~D _{in} (5), RESET(7), MUTE _{in} (8)		0.75V _{DD}	V _{DD}	V	
'L' Level Input Voltage	V _{IL2}	V _I L ₁	T _M _{in} (6)	0.8V _{DD}	V _{DD}	V	
	V _{IL1}	A _{in} (2)~D _{in} (5), RESET(7), MUTE _{in} (8)	V _{SS}	0.25V _{DD}	V	V	
Analog Switch Input Voltage	V _{IN}	V _{IL2}	T _M _{in} (6)	V _{SS}	0.2V _{DD}	V	
External Capacitance for Muting Timer	C	CR(1)	V _{EE}	V _{DD}	V	V	
External Resistance for Muting Timer	R	CR(1)	V _{DD} -V _{SS} =4.5V	40	100	kΩ	
			V _{DD} -V _{SS} ≥9V	100	300	kΩ	
Input Receiving Pulse Width	T _{IN}	A _{in} (2)~D _{in} (5), T _M _{in} (6)	V _{DD} =9V, C=3.3μF, R=220kΩ	120		ms	

Electrical Characteristics/T_a=25 ±2°C, V_{SS}=0V

Characteristic	Symbol	Pin No.	Conditions	min	typ	max	unit
'H' Level Output Voltage	V _{OH1}	TMCTL(22)	I _{OH} =-0.1mA V _{DD} =4.5~18V	0.8V _{DD}		V _{DD}	V
	V _{OH2}	MUTE(21)	I _{OH} =-0.4mA, V _{DD} =4.5V	V _{DD} -1.5		V _{DD}	V
			I _{OH} =-0.4mA, V _{DD} =9V	V _{DD} -0.5		V _{DD}	V
'L' Level Output Voltage	V _{OL1}	TMCTL(22)	I _{OL} =0.1mA	V _{EE}	0.2X (V _{DD} -V _{EE})	V _{EE}	V
	V _{OL2}	MUTE(21)	I _{OL} =0.4mA, V _{DD} =4.5V	0	1.5	V _{DD}	V
	V _{OL3}	A _{out} (27) to D _{out} (24), T _{Mout} (23)	I _{OL} =0.4mA, V _{DD} =9V I _{OL} =7mA, V _{DD} -V _{EE} =4.5V I _{OL} =30mA, V _{DD} -V _{EE} =9V I _{OL} =30mA, V _{DD} -V _{EE} =18V	0	0.5	V _{EE} +2	V
			I _{OL} =30mA, V _{DD} -V _{EE} =18V	V _{EE}	V _{EE} +4	V _{EE} +2	V
Analog Switch ON Resistance	R _{on}	A ₁ (10), B ₁ (11), C ₁ (12), D ₁ (13), COM1(14), A ₂ (19), B ₂ (18), C ₂ (17), D ₂ (16) COM2(15)	I=1mA, V _{DD} -V _{EE} =4.5V I=1mA, V _{DD} -V _{EE} =9V I=1mA, V _{DD} -V _{EE} =18V	400		Ω	
'H' Level Input Current	I _{IL1}	A _{in} (2), B _{in} (3), C _{in} (4), D _{in} (5), T _{Min} (6)	V _{DD} =9V, V _{IN} =V _{DD}	20	90	μA	
'L' Level Input Current	I _{IL2}	MUTE _{in} (8)	V _{IN} =V _{DD} =18V		10	μA	
	I _{IL1}	RESET(7)	V _{DD} =9V, V _{IN} =V _{DD}	-90	-20	μA	
	I _{IL2}	MUTE _{in} (8)	V _{IN} =V _{SS}	-10		μA	
Input/Output OFF Leak Current	I _{OFF1}	A _{out} (27)~D _{out} (24) T _{Mout} (23)	Output transistor OFF V _O =V _{EE} +18V		10	μA	
	I _{OFF2}	CR(1)	Output transistor OFF V _O =V _{SS} +18V		3	μA	
	I _{OFF3}	A ₁ (10)~D ₁ (13), COM1(14), A ₂ (19)~D ₂ (16), COM2(15)	Analog switch OFF V _{IN} =V _O =V _{EE} to 18V	-10	10	μA	
Input Floating Voltage	V _{IF1}	A _{in} (2)~D _{in} (5), T _{Min} (6)	V _{DD} =4.5 to 18V		0.75	V	
Total Harmonic Distortion	V _{IF2}	RESET(7)	V _{DD} = 4.5 to 18V	V _{DD} -0.75		V	
	THD1	COM1(14), COM2(15)	V _{IN} =1Vrms, f=1kHz, V _{DD} -V _{EE} =15 to 18V, Refer to Fig. 1.		0.01	%	
	THD2	COM1(14), COM2(15)	V _{IN} =0.1Vrms, f=1kHz, V _{DD} -V _{EE} =4.5V, Refer to Fig. 1.		0.05	%	
Feedthrough (Switch OFF)	FTH	A ₁ (10) to COM1(14) D ₁ (13)	V _{DD} -V _{EE} =18V, f=10kHz, V _{in} =0.77Vrms, Refer to Fig. 2. R _L =47kΩ	55		dB	
Crosstalk	CT	A ₂ (19) to COM2(15) D ₂ (16)	V _{DD} -V _{EE} =18V, f=10kHz V _{in} =0.77Vrms, Refer to Fig. 3. R _L =47kΩ	75		dB	
Muting period	T _{M1}	MUTE(21)	V _{DD} =9V, Refer to Fig. 4. C=3.3μF ±20%, R=220kΩ ±5%	350	580	1000	ms
	T _{M2}	MUTE(21)	V _{DD} =9V, C=3.3μF ±0%, R=220kΩ ±0%	460	580	800	ms

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
Switch Time	Switchover Delay Time	T SWD	Ain(2) to Din(5), TM _{min} (6)	VDD=9V, Refer to Fig. 5.	30	ms
Supply Current	I _{DD1}	VDD(28)	C=3.3μF, R=220kΩ	Operating, Refer to Fig. 6.	50	μA
	I _{DD2}	VDD(28)	VDD-VEE=18V	Backup, VDD=5V, VSS=VEE	120	μA
					3	μA

Fig. 1 Total harmonic distortion




Fig. 2 Feedthrough




Fig. 3 Crosstalk




Fig. 4 Muting period



Fig. 6 Supply current






Fig. 5 Switch switchover delay time



TM: Muting period

TSWD: Switch switchover delay time

